From mboxrd@z Thu Jan  1 00:00:00 1970
From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Subject: Re: [PATCH v30 4/5] drm/i915: Expose RPCS (SSEU)
 configuration to userspace (Gen11 only)
Date: Thu, 31 Jan 2019 09:34:03 +0000
Message-ID: <29dc943c-5948-51b0-6555-44d22cff7744@linux.intel.com>
References: <20190130101535.20493-1-tvrtko.ursulin@linux.intel.com>
 <20190131084737.8745-1-tvrtko.ursulin@linux.intel.com>
 <154892612583.14784.8937255877792138080@skylake-alporthouse-com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"; Format="flowed"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga06.intel.com (mga06.intel.com [134.134.136.31])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 51E44897D4
 for <Intel-gfx@lists.freedesktop.org>; Thu, 31 Jan 2019 09:33:59 +0000 (UTC)
In-Reply-To: <154892612583.14784.8937255877792138080@skylake-alporthouse-com>
Content-Language: en-US
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Chris Wilson <chris@chris-wilson.co.uk>, Intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

Ck9uIDMxLzAxLzIwMTkgMDk6MTUsIENocmlzIFdpbHNvbiB3cm90ZToKPiBRdW90aW5nIFR2cnRr
byBVcnN1bGluICgyMDE5LTAxLTMxIDA4OjQ3OjM3KQo+PiArICAgICAgIC8qCj4+ICsgICAgICAg
ICogU29tZSBmdXR1cmUgcHJvb2Zpbmcgb24gdGhlIHR5cGVzIHNpbmNlIHRoZSB1QVBJIGlzIHdp
ZGVyIHRoYW4gdGhlCj4+ICsgICAgICAgICogY3VycmVudCBpbnRlcm5hbCBpbXBsZW1lbnRhdGlv
bi4KPj4gKyAgICAgICAgKi8KPj4gKyAgICAgICBpZiAoV0FSTl9PTigoZmxzKHVzZXItPnNsaWNl
X21hc2spID4KPj4gKyAgICAgICAgICAgICAgICAgICAgc2l6ZW9mKGNvbnRleHQtPnNsaWNlX21h
c2spICogQklUU19QRVJfQllURSkgfHwKPj4gKyAgICAgICAgICAgICAgICAgICAoZmxzKHVzZXIt
PnN1YnNsaWNlX21hc2spID4KPj4gKyAgICAgICAgICAgICAgICAgICAgc2l6ZW9mKGNvbnRleHQt
PnN1YnNsaWNlX21hc2spICogQklUU19QRVJfQllURSkgfHwKPj4gKyAgICAgICAgICAgICAgICAg
ICBvdmVyZmxvd3NfdHlwZSh1c2VyLT5taW5fZXVzX3Blcl9zdWJzbGljZSwKPj4gKyAgICAgICAg
ICAgICAgICAgICAgICAgICAgICAgICAgICBjb250ZXh0LT5taW5fZXVzX3Blcl9zdWJzbGljZSkg
fHwKPj4gKyAgICAgICAgICAgICAgICAgICBvdmVyZmxvd3NfdHlwZSh1c2VyLT5tYXhfZXVzX3Bl
cl9zdWJzbGljZSwKPj4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBjb250ZXh0
LT5tYXhfZXVzX3Blcl9zdWJzbGljZSkpKQo+IAo+IGZscygwKSBpcyBub3Qgd2VsbC1kZWZpbmVk
LCBzbwo+IAo+IGlmIChvcmRlcl9iYXNlXzIodXNlci0+c2xpY2VfbWFzaykgPiBCSVRTX1BFUl9U
WVBFKGNvbnRleHQtPnNsaWNlX21hc2spKQo+IAlyZXR1cm4gLUVJTlZBTDsKPiAKPiBldGMKPiAK
PiBEb24ndCBXQVJOX09OKCkgZm9yIHVzZXIgY29udHJvbGxlZCB2YXJpYWJsZXMuCgpMb29rcyBJ
IHdhcyB0aGlua2luZyBpdCBpcyBub3QgdXNlciBjb250cm9sbGFibGUgZWcuIHdhcyBzdXBwb3Nl
ZCB0byBiZSAKdGhlIHJlbWluZGVyIG9mIGEgdG9vIG5hcnJvdyBpbnRlcm5hbCB0eXBlLiBCdXQg
dGhhdCBpcyBvYnZpb3VzbHkgbm90IAp0cnVlLi4gQWxzbyBub3Qgc3VyZSB3aHkgSSBkaWQgbm90
IHVzZSBvdmVyZmxvd3NfdHlwZSBmb3IgYWxsLgoKVGhhbmtzLAoKVHZydGtvCgpfX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBs
aXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVz
a3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK