From: "Saarinen, Jani" <jani.saarinen@intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>,
"Shankar, Uma" <uma.shankar@intel.com>,
"Souza, Jose" <jose.souza@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [v6 0/2] Re-enable FBC on TGL
Date: Fri, 4 Dec 2020 13:52:48 +0000 [thread overview]
Message-ID: <3faa73476f964d9584bcd88ca741b7e8@intel.com> (raw)
In-Reply-To: <160708288487.1246.7191272484320906672@build.alporthouse.com>
Hi,
> -----Original Message-----
> From: Intel-gfx <intel-gfx-bounces@lists.freedesktop.org> On Behalf Of Chris Wilson
> Sent: perjantai 4. joulukuuta 2020 13.55
> To: Shankar, Uma <uma.shankar@intel.com>; Souza, Jose <jose.souza@intel.com>;
> intel-gfx@lists.freedesktop.org
> Subject: Re: [Intel-gfx] [v6 0/2] Re-enable FBC on TGL
>
> Quoting Shankar, Uma (2020-12-02 13:09:34)
> >
> >
> > > -----Original Message-----
> > > From: Souza, Jose <jose.souza@intel.com>
> > > Sent: Wednesday, December 2, 2020 12:01 AM
> > > To: Shankar, Uma <uma.shankar@intel.com>;
> > > intel-gfx@lists.freedesktop.org
> > > Cc: ville.syrjala@linux.intel.com
> > > Subject: Re: [v6 0/2] Re-enable FBC on TGL
> > >
> > > LGTM, thanks for doing the changes.
> >
> > Pushed the series to dinq.
> > Thanks Jose and Ville for the review and feedback.
>
> And CI is reporting pipe underruns again, that seem to date back to re-enabling FBC.
> https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9441/fi-tgl-
> y/igt@gem_exec_gttfill@basic.html
This still old step/ifwi.
> -Chris
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2020-12-04 13:52 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-12-01 19:04 [Intel-gfx] [v6 0/2] Re-enable FBC on TGL Uma Shankar
2020-12-01 18:31 ` Souza, Jose
2020-12-02 13:09 ` Shankar, Uma
2020-12-04 11:54 ` Chris Wilson
2020-12-04 13:52 ` Saarinen, Jani [this message]
2020-12-01 19:04 ` [Intel-gfx] [v6 1/2] drm/i915/display/tgl: Disable FBC with PSR2 Uma Shankar
2020-12-01 19:04 ` [Intel-gfx] [v6 2/2] Revert "drm/i915/display/fbc: Disable fbc by default on TGL" Uma Shankar
2020-12-01 21:40 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Re-enable FBC on TGL (rev6) Patchwork
2020-12-01 22:09 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-12-02 2:15 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3faa73476f964d9584bcd88ca741b7e8@intel.com \
--to=jani.saarinen@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jose.souza@intel.com \
--cc=uma.shankar@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).