From: Deepak S <deepak.s@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 2/4] drm/i915: Fix chv GPU freq<->opcode conversions
Date: Tue, 18 Nov 2014 20:03:15 +0530 [thread overview]
Message-ID: <546B58AB.8010109@intel.com> (raw)
In-Reply-To: <20141117124138.GH10649@intel.com>
On Monday 17 November 2014 06:11 PM, Ville Syrjälä wrote:
> On Tue, Nov 18, 2014 at 05:59:07PM +0530, Deepak S wrote:
>> On Monday 17 November 2014 05:05 PM, Ville Syrjälä wrote:
>>> On Tue, Nov 18, 2014 at 02:38:25PM +0530, Deepak S wrote:
>>>> On Tuesday 11 November 2014 02:25 AM, ville.syrjala@linux.intel.com wrote:
>>>>> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>>>>>
>>>>> Currently we miscalculate the GPU frequency on chv. This causes us to
>>>>> report the GPU frequency as half of what it really is. Drop the extra
>>>>> factor of 2 from the calculations to get the correct answer.
>>>>>
>>>>> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>>>>> ---
>>>>> drivers/gpu/drm/i915/intel_pm.c | 4 ++--
>>>>> 1 file changed, 2 insertions(+), 2 deletions(-)
>>>>>
>>>>> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
>>>>> index 03fbb45..74e4293 100644
>>>>> --- a/drivers/gpu/drm/i915/intel_pm.c
>>>>> +++ b/drivers/gpu/drm/i915/intel_pm.c
>>>>> @@ -7329,7 +7329,7 @@ static int chv_gpu_freq(struct drm_i915_private *dev_priv, int val)
>>>>> if (div < 0)
>>>>> return div;
>>>>>
>>>>> - return DIV_ROUND_CLOSEST(czclk_freq * val, 2 * div) / 2;
>>>>> + return DIV_ROUND_CLOSEST(czclk_freq * val, 2 * div);
>>>> I think CHV is 2 X cck, shouldn't we report the cck freq and not 2 *cck?
>>> Hmm. Once again the docs are extremely unclear. Dropping the 2x factor
>>> gives me the same numbers that the tables in the docs have. But then
>>> the spreadsheet calls it a "2x clock" in some places, which does suggest
>>> it might get further divided down by 2.
>>>
>>> Oh, now I did find a somewhat clear note in the clock HAS:
>>> "The dedicated GPLL (Graphics PLL) sends a 2GHz gfx clock to GenLC,
>>> which gets divided inside the GenLC block to derive a 1GHz Gfx fast clock."
>>>
>>> So based on that the original code does make more sense.
>>>
>> Do we need to mention in comment about 2 * GFX clock?
> Yeah, a comment would probably be a good idea. Could avoid some confusion
> in the future if someone else looks at this code.
Will you add the comment and submit a patch?
>>
>>>>> }
>>>>>
>>>>> static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)
>>>>> @@ -7341,7 +7341,7 @@ static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)
>>>>> return mul;
>>>>>
>>>>> /* CHV needs even values */
>>>>> - return DIV_ROUND_CLOSEST(val * 2 * mul, czclk_freq) * 2;
>>>>> + return DIV_ROUND_CLOSEST(val * mul, czclk_freq) * 2;
>>>>> }
>>>>>
>>>>> int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val)
>>>> _______________________________________________
>>>> Intel-gfx mailing list
>>>> Intel-gfx@lists.freedesktop.org
>>>> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
>> _______________________________________________
>> Intel-gfx mailing list
>> Intel-gfx@lists.freedesktop.org
>> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2014-11-17 14:36 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-11-10 20:55 [PATCH 0/4] drm/i915: Additional CHV RPS fixes ville.syrjala
2014-11-10 20:55 ` [PATCH 1/4] drm/i915: Refactor vlv/chv GPU frequency divider setup ville.syrjala
2014-11-18 9:03 ` Deepak S
2014-11-10 20:55 ` [PATCH 2/4] drm/i915: Fix chv GPU freq<->opcode conversions ville.syrjala
2014-11-18 9:08 ` Deepak S
2014-11-17 11:35 ` Ville Syrjälä
2014-11-18 12:29 ` Deepak S
2014-11-17 12:41 ` Ville Syrjälä
2014-11-18 14:33 ` Deepak S [this message]
2014-11-17 15:39 ` Ville Syrjälä
2014-11-10 20:55 ` [PATCH 3/4] drm/i915: Add missing newline to 'DDR speed' debug messages ville.syrjala
2014-11-18 9:09 ` Deepak S
2014-11-10 20:55 ` [PATCH 4/4] drm/i915: Change CHV SKU400 GPU freq divider to 10 ville.syrjala
2014-11-11 18:09 ` [PATCH 4/4] drm/i915: Change CHV SKU400 GPU freq shuang.he
2014-11-18 9:14 ` [PATCH 4/4] drm/i915: Change CHV SKU400 GPU freq divider to 10 Deepak S
2014-11-17 14:35 ` Daniel Vetter
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=546B58AB.8010109@intel.com \
--to=deepak.s@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox