* Code Testing for i915_irq.c
@ 2015-01-02 17:59 nick
0 siblings, 0 replies; only message in thread
From: nick @ 2015-01-02 17:59 UTC (permalink / raw)
To: daniel.vetter; +Cc: airlied, intel-gfx, dri-devel, linux-kernel
Greetings Daniel and others,
I am wondering if the code below has been tested on actual hardware:
if (!HAS_PCH_NOP(dev) && master_ctl & GEN8_DE_PCH_IRQ) {
/*
* FIXME(BDW): Assume for now that the new interrupt handling
* scheme also closed the SDE interrupt handling race we've seen
* on older pch-split platforms. But this needs testing.
*/
u32 pch_iir = I915_READ(SDEIIR);
if (pch_iir) {
I915_WRITE(SDEIIR, pch_iir);
ret = IRQ_HANDLED;
cpt_irq_handler(dev, pch_iir);
} else
DRM_ERROR("The master control interrupt lied (SDE)!\n");
}
If this code has been tested on actual hardware is there any breakages that need
fixing? In addition if this hasn't been tested this is just a friendly reminder
to do so :).
Thanks,
Nick
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2015-01-02 17:59 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-01-02 17:59 Code Testing for i915_irq.c nick
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox