public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: "Siluvery, Arun" <arun.siluvery@linux.intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v4 1/6] drm/i915/gen8: Add infrastructure to initialize WA batch buffers
Date: Wed, 17 Jun 2015 20:48:18 +0100	[thread overview]
Message-ID: <5581CF02.8010200@linux.intel.com> (raw)
In-Reply-To: <5581C0F0.7050903@linux.intel.com>

On 17/06/2015 19:48, Siluvery, Arun wrote:
> On 16/06/2015 21:25, Chris Wilson wrote:
>> On Tue, Jun 16, 2015 at 08:25:20PM +0100, Arun Siluvery wrote:
>>> +static int gen8_init_indirectctx_bb(struct intel_engine_cs *ring,
>>> +				    uint32_t offset,
>>> +				    uint32_t *num_dwords)
>>> +{
>>> +	uint32_t index;
>>> +	struct page *page;
>>> +	uint32_t *cmd;
>>> +
>>> +	page = i915_gem_object_get_page(ring->wa_ctx.obj, 0);
>>> +	cmd = kmap_atomic(page);
>>> +
>>> +	index = offset;
>>> +
>>> +	/* FIXME: fill one cacheline with NOOPs.
>>> +	 * Replace these instructions with WA
>>> +	 */
>>> +	while (index < (offset + 16))
>>> +		cmd[index++] = MI_NOOP;
>>> +
>>> +	/*
>>> +	 * MI_BATCH_BUFFER_END is not required in Indirect ctx BB because
>>> +	 * execution depends on the length specified in terms of cache lines
>>> +	 * in the register CTX_RCS_INDIRECT_CTX
>>> +	 */
>>> +
>>> +	kunmap_atomic(cmd);
>>> +
>>> +	if (index > (PAGE_SIZE / sizeof(uint32_t)))
>>> +		return -EINVAL;
>>
>> Check before you GPF!
>>
>> You just overran the buffer and corrupted memory, if you didn't succeed
>> in trapping a segfault.
>>
>> To be generic, align to the cacheline then check you have enough room
>> for your own data.
>> -Chris
>>
> Hi Chris,
>
> The placement of condition is not correct. I don't completely follow
> your suggestion, could you please elaborate; here we don't know upfront
> how much more data to be written.
> I have made below changes to check after writing every command and
> return error as soon as we reach the end.
>
> #define wa_ctx_emit(batch, cmd) {       \
>                  if (WARN_ON(index >= (PAGE_SIZE / sizeof(uint32_t)))) { \
>                           kunmap_atomic(batch);                          \
>                           return -ENOSPC;                                \
>                   }                                                      \
>                   batch[index++] = (cmd);                                \
>           }
> is this acceptable?
> I think this is the only one issue, all other comments are addressed.
>
one other improvement is possible - mapping/unmapping page can be kept 
in common path, will update the patch accordingly.

regards
Arun

> regards
> Arun
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
>

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2015-06-17 19:48 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-06-16 19:25 [PATCH v4 0/6] Add Per-context WA using WA batch buffers Arun Siluvery
2015-06-16 19:25 ` [PATCH v4 1/6] drm/i915/gen8: Add infrastructure to initialize " Arun Siluvery
2015-06-16 20:25   ` Chris Wilson
2015-06-17 18:48     ` Siluvery, Arun
2015-06-17 19:48       ` Siluvery, Arun [this message]
2015-06-17 20:21       ` Chris Wilson
2015-06-17 21:36         ` Siluvery, Arun
2015-06-16 20:33   ` Chris Wilson
2015-06-17  9:38     ` Siluvery, Arun
2015-06-16 19:25 ` [PATCH v4 2/6] drm/i915/gen8: Re-order init pipe_control in lrc mode Arun Siluvery
2015-06-16 19:25 ` [PATCH v4 3/6] drm/i915/gen8: Add WaDisableCtxRestoreArbitration workaround Arun Siluvery
2015-06-16 19:25 ` [PATCH v4 4/6] drm/i915/gen8: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaround Arun Siluvery
2015-06-16 20:38   ` Chris Wilson
2015-06-26 16:45     ` Dave Gordon
2015-06-26 16:56       ` Chris Wilson
2015-06-16 19:25 ` [PATCH v4 5/6] drm/i915/gen8: Add WaClearSlmSpaceAtContextSwitch workaround Arun Siluvery
2015-06-16 20:35   ` Chris Wilson
2015-06-16 19:25 ` [PATCH v4 6/6] drm/i915/gen8: Add WaRsRestoreWithPerCtxtBb workaround Arun Siluvery
2015-06-16 20:43   ` Chris Wilson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5581CF02.8010200@linux.intel.com \
    --to=arun.siluvery@linux.intel.com \
    --cc=chris@chris-wilson.co.uk \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox