From: Zhi Wang <zhi.a.wang@intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>,
Mika Kuoppala <mika.kuoppala@linux.intel.com>,
bing.niu@intel.com, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v2] drm/i915: Also perform gpu reset under execlist mode.
Date: Tue, 07 Jul 2015 04:53:54 +0800 [thread overview]
Message-ID: <559AEAE2.9090800@intel.com> (raw)
In-Reply-To: <20150707121031.GD13251@nuc-i3427.alporthouse.com>
Thanks! I had question about power context.
I was curious about HW context and once dumped the GEM context object on
GEN6 before.
According to B-spec, Gen Graphics » BSpec » 3D-Media-GPGPU Engine »
Registers in Render Engine » Render Logical Context Data » Register
State Context [SNB+] » Register State Context [HSW] »
I thought the context should contain all the register regions in the
list include the dark yellow marked registers as power context
registers, but I saw the content of the context I got began with main
context, LRI signature 110010bf. .. It's weird.
I don't know if the context saved by MI_SET_CONTEXT is just the power
context in B-spec?If yes, why doest it looks like that?
Thanks,
Zhi.
于 07/07/15 20:10, Chris Wilson 写道:
> On Tue, Jul 07, 2015 at 04:32:53AM +0800, Zhi Wang wrote:
>> Thanks for the comments!:) I'm wondering that why the GEN>=5 is
>> needed here. Is there any HW problems in GEN>=5 when driver wants to
>> do GPU reset? I'm sorry that I don't know much about GEN<6...Just
>> want to know more about the story:)
>
> gen5 is about the earliest that I know the hw stated to get smart and
> doing automatic power saving by writing to pinned buffers. Before gen5
> our reset hasn't been very reliable, and only recently have we had code
> that is meant to be able to reset the gpu on those gen - hence my
> reservation about doing so unconditionally.
> -Chris
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2015-07-07 12:26 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-07-03 16:27 [PATCH v2] drm/i915: Also perform gpu reset under execlist mode bing.niu
2015-07-03 9:01 ` Chris Wilson
2015-07-03 10:52 ` Mika Kuoppala
2015-07-06 16:04 ` Zhi Wang
2015-07-07 8:58 ` Chris Wilson
2015-07-06 19:38 ` Zhi Wang
2015-07-07 11:17 ` Chris Wilson
2015-07-06 20:23 ` Zhi Wang
2015-07-07 12:00 ` Chris Wilson
2015-07-06 20:32 ` Zhi Wang
2015-07-07 12:10 ` Chris Wilson
2015-07-06 20:53 ` Zhi Wang [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=559AEAE2.9090800@intel.com \
--to=zhi.a.wang@intel.com \
--cc=bing.niu@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
--cc=mika.kuoppala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox