public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
To: Ander Conselvan de Oliveira
	<ander.conselvan.de.oliveira@intel.com>,
	intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 07/13] drm/i915: Use a table to initilize shared dplls
Date: Wed, 2 Mar 2016 16:30:56 +0100	[thread overview]
Message-ID: <56D70730.7030804@linux.intel.com> (raw)
In-Reply-To: <1456494866-7665-8-git-send-email-ander.conselvan.de.oliveira@intel.com>

Op 26-02-16 om 14:54 schreef Ander Conselvan de Oliveira:
> Use a table to store the per-platform shared dpll information in one
> place. This way, there is no need for platform specific init funtions.
>
> Signed-off-by: Ander Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com>
> ---
>  drivers/gpu/drm/i915/intel_display.c  |  16 +--
>  drivers/gpu/drm/i915/intel_dpll_mgr.c | 189 ++++++++++++++++------------------
>  drivers/gpu/drm/i915/intel_dpll_mgr.h |  22 ++--
>  3 files changed, 108 insertions(+), 119 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index e723323..133b6b7 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -9148,8 +9148,8 @@ static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
>  			intel_get_shared_dpll_by_id(dev_priv, pll_id);
>  		pll = pipe_config->shared_dpll;
>  
> -		WARN_ON(!pll->get_hw_state(dev_priv, pll,
> -					   &pipe_config->dpll_hw_state));
> +		WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll,
> +						 &pipe_config->dpll_hw_state));
>  
>  		tmp = pipe_config->dpll_hw_state.dpll;
>  		pipe_config->pixel_multiplier =
> @@ -9695,8 +9695,8 @@ static void haswell_get_ddi_port_state(struct intel_crtc *crtc,
>  
>  	pll = pipe_config->shared_dpll;
>  	if (pll) {
> -		WARN_ON(!pll->get_hw_state(dev_priv, pll,
> -					   &pipe_config->dpll_hw_state));
> +		WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll,
> +						 &pipe_config->dpll_hw_state));
>  	}
>  
>  	/*
> @@ -12728,7 +12728,7 @@ check_shared_dpll_state(struct drm_device *dev)
>  
>  		DRM_DEBUG_KMS("%s\n", pll->name);
>  
> -		active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
> +		active = pll->funcs.get_hw_state(dev_priv, pll, &dpll_hw_state);
>  
>  		I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask),
>  		     "more active pll users than references: %i vs %i\n",
> @@ -15466,8 +15466,8 @@ static void intel_modeset_readout_hw_state(struct drm_device *dev)
>  	for (i = 0; i < dev_priv->num_shared_dpll; i++) {
>  		struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
>  
> -		pll->on = pll->get_hw_state(dev_priv, pll,
> -					    &pll->config.hw_state);
> +		pll->on = pll->funcs.get_hw_state(dev_priv, pll,
> +						  &pll->config.hw_state);
>  		pll->active = 0;
>  		pll->config.crtc_mask = 0;
>  		for_each_intel_crtc(dev, crtc) {
> @@ -15602,7 +15602,7 @@ intel_modeset_setup_hw_state(struct drm_device *dev)
>  
>  		DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
>  
> -		pll->disable(dev_priv, pll);
> +		pll->funcs.disable(dev_priv, pll);
>  		pll->on = false;
>  	}
>  
> diff --git a/drivers/gpu/drm/i915/intel_dpll_mgr.c b/drivers/gpu/drm/i915/intel_dpll_mgr.c
> index 889ceed..e88dc46 100644
> --- a/drivers/gpu/drm/i915/intel_dpll_mgr.c
> +++ b/drivers/gpu/drm/i915/intel_dpll_mgr.c
> @@ -74,7 +74,7 @@ void assert_shared_dpll(struct drm_i915_private *dev_priv,
>  	if (WARN(!pll, "asserting DPLL %s with no DPLL\n", onoff(state)))
>  		return;
>  
> -	cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
> +	cur_state = pll->funcs.get_hw_state(dev_priv, pll, &hw_state);
>  	I915_STATE_WARN(cur_state != state,
>  	     "%s assertion failure (expected %s, current %s)\n",
>  			pll->name, onoff(state), onoff(cur_state));
> @@ -95,7 +95,7 @@ void intel_prepare_shared_dpll(struct intel_crtc *crtc)
>  		WARN_ON(pll->on);
>  		assert_shared_dpll_disabled(dev_priv, pll);
>  
> -		pll->mode_set(dev_priv, pll);
> +		pll->funcs.mode_set(dev_priv, pll);
>  	}
>  }
>  
> @@ -133,7 +133,7 @@ void intel_enable_shared_dpll(struct intel_crtc *crtc)
>  	intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
>  
>  	DRM_DEBUG_KMS("enabling %s\n", pll->name);
> -	pll->enable(dev_priv, pll);
> +	pll->funcs.enable(dev_priv, pll);
>  	pll->on = true;
>  }
>  
> @@ -168,7 +168,7 @@ void intel_disable_shared_dpll(struct intel_crtc *crtc)
>  		return;
>  
>  	DRM_DEBUG_KMS("disabling %s\n", pll->name);
> -	pll->disable(dev_priv, pll);
> +	pll->funcs.disable(dev_priv, pll);
>  	pll->on = false;
>  
>  	intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
> @@ -398,29 +398,13 @@ static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
>  	udelay(200);
>  }
>  
> -static char *ibx_pch_dpll_names[] = {
> -	"PCH DPLL A",
> -	"PCH DPLL B",
> +static const struct intel_shared_dpll_funcs ibx_pch_dpll_funcs = {
> +	.mode_set = ibx_pch_dpll_mode_set,
> +	.enable = ibx_pch_dpll_enable,
> +	.disable = ibx_pch_dpll_disable,
> +	.get_hw_state = ibx_pch_dpll_get_hw_state,
>  };
>  
> -static void ibx_pch_dpll_init(struct drm_device *dev)
> -{
> -	struct drm_i915_private *dev_priv = dev->dev_private;
> -	int i;
> -
> -	dev_priv->num_shared_dpll = 2;
> -
> -	for (i = 0; i < dev_priv->num_shared_dpll; i++) {
> -		dev_priv->shared_dplls[i].id = i;
> -		dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
> -		dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
> -		dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
> -		dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
> -		dev_priv->shared_dplls[i].get_hw_state =
> -			ibx_pch_dpll_get_hw_state;
> -	}
> -}
> -
>  static void hsw_ddi_wrpll_enable(struct drm_i915_private *dev_priv,
>  			       struct intel_shared_dpll *pll)
>  {
> @@ -492,40 +476,16 @@ static bool hsw_ddi_spll_get_hw_state(struct drm_i915_private *dev_priv,
>  }
>  
>  
> -static const char * const hsw_ddi_pll_names[] = {
> -	"WRPLL 1",
> -	"WRPLL 2",
> -	"SPLL"
> +static const struct intel_shared_dpll_funcs hsw_ddi_wrpll_funcs = {
> +	.enable = hsw_ddi_wrpll_enable,
> +	.disable = hsw_ddi_wrpll_disable,
> +	.get_hw_state = hsw_ddi_wrpll_get_hw_state,
>  };
>  
> -static void hsw_shared_dplls_init(struct drm_i915_private *dev_priv)
> -{
> -	int i;
> -
> -	dev_priv->num_shared_dpll = 3;
> -
> -	for (i = 0; i < 2; i++) {
> -		dev_priv->shared_dplls[i].id = i;
> -		dev_priv->shared_dplls[i].name = hsw_ddi_pll_names[i];
> -		dev_priv->shared_dplls[i].disable = hsw_ddi_wrpll_disable;
> -		dev_priv->shared_dplls[i].enable = hsw_ddi_wrpll_enable;
> -		dev_priv->shared_dplls[i].get_hw_state =
> -			hsw_ddi_wrpll_get_hw_state;
> -	}
> -
> -	/* SPLL is special, but needs to be initialized anyway.. */
> -	dev_priv->shared_dplls[i].id = i;
> -	dev_priv->shared_dplls[i].name = hsw_ddi_pll_names[i];
> -	dev_priv->shared_dplls[i].disable = hsw_ddi_spll_disable;
> -	dev_priv->shared_dplls[i].enable = hsw_ddi_spll_enable;
> -	dev_priv->shared_dplls[i].get_hw_state = hsw_ddi_spll_get_hw_state;
> -
> -}
> -
> -static const char * const skl_ddi_pll_names[] = {
> -	"DPLL 1",
> -	"DPLL 2",
> -	"DPLL 3",
> +static const struct intel_shared_dpll_funcs hsw_ddi_spll_funcs = {
> +	.enable = hsw_ddi_spll_enable,
> +	.disable = hsw_ddi_spll_disable,
> +	.get_hw_state = hsw_ddi_spll_get_hw_state,
>  };
>  
>  struct skl_dpll_regs {
> @@ -634,26 +594,10 @@ out:
>  	return ret;
>  }
>  
> -static void skl_shared_dplls_init(struct drm_i915_private *dev_priv)
> -{
> -	int i;
> -
> -	dev_priv->num_shared_dpll = 3;
> -
> -	for (i = 0; i < dev_priv->num_shared_dpll; i++) {
> -		dev_priv->shared_dplls[i].id = i;
> -		dev_priv->shared_dplls[i].name = skl_ddi_pll_names[i];
> -		dev_priv->shared_dplls[i].disable = skl_ddi_pll_disable;
> -		dev_priv->shared_dplls[i].enable = skl_ddi_pll_enable;
> -		dev_priv->shared_dplls[i].get_hw_state =
> -			skl_ddi_pll_get_hw_state;
> -	}
> -}
> -
> -static const char * const bxt_ddi_pll_names[] = {
> -	"PORT PLL A",
> -	"PORT PLL B",
> -	"PORT PLL C",
> +static const struct intel_shared_dpll_funcs skl_ddi_pll_funcs = {
> +	.enable = skl_ddi_pll_enable,
> +	.disable = skl_ddi_pll_disable,
> +	.get_hw_state = skl_ddi_pll_get_hw_state,
>  };
>  
>  static void bxt_ddi_pll_enable(struct drm_i915_private *dev_priv,
> @@ -838,34 +782,17 @@ out:
>  	return ret;
>  }
>  
> -static void bxt_shared_dplls_init(struct drm_i915_private *dev_priv)
> -{
> -	int i;
> -
> -	dev_priv->num_shared_dpll = 3;
> -
> -	for (i = 0; i < dev_priv->num_shared_dpll; i++) {
> -		dev_priv->shared_dplls[i].id = i;
> -		dev_priv->shared_dplls[i].name = bxt_ddi_pll_names[i];
> -		dev_priv->shared_dplls[i].disable = bxt_ddi_pll_disable;
> -		dev_priv->shared_dplls[i].enable = bxt_ddi_pll_enable;
> -		dev_priv->shared_dplls[i].get_hw_state =
> -			bxt_ddi_pll_get_hw_state;
> -	}
> -}
> +static const struct intel_shared_dpll_funcs bxt_ddi_pll_funcs = {
> +	.enable = bxt_ddi_pll_enable,
> +	.disable = bxt_ddi_pll_disable,
> +	.get_hw_state = bxt_ddi_pll_get_hw_state,
> +};
>  
>  static void intel_ddi_pll_init(struct drm_device *dev)
>  {
>  	struct drm_i915_private *dev_priv = dev->dev_private;
>  	uint32_t val = I915_READ(LCPLL_CTL);
>  
> -	if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
> -		skl_shared_dplls_init(dev_priv);
> -	else if (IS_BROXTON(dev))
> -		bxt_shared_dplls_init(dev_priv);
> -	else
> -		hsw_shared_dplls_init(dev_priv);
> -
>  	if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {
>  		int cdclk_freq;
>  
> @@ -893,16 +820,72 @@ static void intel_ddi_pll_init(struct drm_device *dev)
>  	}
>  }
>  
> +struct dpll_info {
> +	const char *name;
> +	const int id;
> +	const struct intel_shared_dpll_funcs *funcs;
> +};
> +
Seems shared_dplls[i].id == i, so that could be removed. If you also move name to funcs you could kill this struct.

~Maarten
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2016-03-02 15:30 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-02-26 13:54 [PATCH 00/13] Shared pll improvements Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 01/13] drm/i915: Move shared dpll code to a new file Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 02/13] drm/i915: Move ddi shared dpll code to intel_dpll_mgr.c Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 03/13] drm/i915: Split intel_get_shared_dpll() into smaller functions Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 04/13] drm/i915: Store a direct pointer to shared dpll in intel_crtc_state Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 05/13] drm/i915: Move shared dpll struct definitions to separate header file Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 06/13] drm/i915: Move shared dpll function prototypes to intel_dpll_mgr.h Ander Conselvan de Oliveira
2016-03-02 14:56   ` Maarten Lankhorst
2016-02-26 13:54 ` [PATCH 07/13] drm/i915: Use a table to initilize shared dplls Ander Conselvan de Oliveira
2016-03-02 15:30   ` Maarten Lankhorst [this message]
2016-03-03 11:32     ` Ander Conselvan De Oliveira
2016-03-03 13:35       ` Maarten Lankhorst
2016-02-26 13:54 ` [PATCH 08/13] drm/i915: Refactor platform specifics out of intel_get_shared_dpll() Ander Conselvan de Oliveira
2016-03-03 14:08   ` Maarten Lankhorst
2016-03-04  6:36     ` Ander Conselvan De Oliveira
2016-03-04  6:49     ` Ander Conselvan De Oliveira
2016-03-07  9:59       ` Maarten Lankhorst
2016-02-26 13:54 ` [PATCH 09/13] drm/i915: Move HSW/BDW pll selection logic to intel_dpll_mgr.c Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 10/13] drm/i915: Move SKL/KLB " Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 11/13] drm/i915: Move BXT pll configuration " Ander Conselvan de Oliveira
2016-02-26 13:54 ` [PATCH 12/13] drm/i915: Manage HSW/BDW LCPLLs with the shared dpll interface Ander Conselvan de Oliveira
2016-02-29  9:08   ` [PATCH v2 " Ander Conselvan de Oliveira
2016-03-08 11:05   ` [PATCH " Maarten Lankhorst
2016-03-08 11:11     ` Conselvan De Oliveira, Ander
2016-03-08 11:16       ` Ander Conselvan De Oliveira
2016-02-26 13:54 ` [PATCH 13/13] drm/i915: Make SKL/KBL DPLL0 managed by the shared dpll code Ander Conselvan de Oliveira
2016-02-29  9:08   ` [PATCH v3 " Ander Conselvan de Oliveira
2016-03-03 13:33     ` Maarten Lankhorst
2016-03-03 13:40       ` Ander Conselvan De Oliveira
2016-03-03 13:51         ` Maarten Lankhorst
2016-02-26 14:27 ` ✗ Fi.CI.BAT: failure for Shared pll improvements Patchwork
  -- strict thread matches above, loose matches on Subject: below --
2016-03-08 15:46 [PATCH 00/13] " Ander Conselvan de Oliveira
2016-03-08 15:46 ` [PATCH 07/13] drm/i915: Use a table to initilize shared dplls Ander Conselvan de Oliveira

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=56D70730.7030804@linux.intel.com \
    --to=maarten.lankhorst@linux.intel.com \
    --cc=ander.conselvan.de.oliveira@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox