intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
From: "Hogander, Jouni" <jouni.hogander@intel.com>
To: "Shankar, Uma" <uma.shankar@intel.com>,
	"intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH] drm/i915/psr: Do not unnecessarily remove underrun on idle PSR WA
Date: Tue, 26 Aug 2025 07:28:34 +0000	[thread overview]
Message-ID: <5af7520b968fcabcb677b3bb56b1ecf301553cdd.camel@intel.com> (raw)
In-Reply-To: <DM4PR11MB63606B19B182535C43C1FF5DF43EA@DM4PR11MB6360.namprd11.prod.outlook.com>

On Mon, 2025-08-25 at 06:30 +0000, Shankar, Uma wrote:
> 
> 
> > -----Original Message-----
> > From: Hogander, Jouni <jouni.hogander@intel.com>
> > Sent: Friday, August 22, 2025 4:29 PM
> > To: intel-gfx@lists.freedesktop.org; intel-xe@lists.freedesktop.org
> > Cc: Shankar, Uma <uma.shankar@intel.com>; Hogander, Jouni
> > <jouni.hogander@intel.com>
> > Subject: [PATCH] drm/i915/psr: Do not unnecessarily remove underrun
> > on idle
> > PSR WA
> > 
> > We are currently removing underrun on idle PSR WA even if it's not
> > applied. Fix
> > this by checking pkg_c_latency_used on PSR exit as well.
> > 
> > Fixes: 9b1795e9b0ae ("drm/i915/psr: Underrun on idle PSR wa only
> > when pkgc
> > latency > delayed vblank")
> > Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> > ---
> >  drivers/gpu/drm/i915/display/intel_psr.c | 5 +++--
> >  1 file changed, 3 insertions(+), 2 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/i915/display/intel_psr.c
> > b/drivers/gpu/drm/i915/display/intel_psr.c
> > index b4091d28e814..88eceb8f00fd 100644
> > --- a/drivers/gpu/drm/i915/display/intel_psr.c
> > +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> > @@ -2090,8 +2090,9 @@ static void intel_psr_exit(struct intel_dp
> > *intel_dp)
> > 
> >  		drm_WARN_ON(display->drm, !(val &
> > EDP_PSR2_ENABLE));
> >  	} else {
> > -		if (DISPLAY_VER(display) == 20 ||
> > -		    IS_DISPLAY_VERx100_STEP(display, 3000,
> > STEP_A0,
> > STEP_B0))
> > +		if ((DISPLAY_VER(display) == 20 ||
> > +		     IS_DISPLAY_VERx100_STEP(display, 3000,
> > STEP_A0,
> > STEP_B0)) &&
> > +			intel_dp->psr.pkg_c_latency_used)
> > 
> 
> Looks Good to me.
> Reviewed-by: Uma Shankar <uma.shankar@intel.com>

Thank you Uma. This is now pushed to drm-intel-next.

BR,

Jouni Högander

> 
> > 	intel_dmc_start_pkgc_exit_at_start_of_undelayed_vblank(dis
> > play,
> >  								  
> >      intel_dp-
> > > psr.pipe,
> >  								  
> >      false);
> > --
> > 2.43.0
> 


      reply	other threads:[~2025-08-26  7:28 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-08-22 10:58 [PATCH] drm/i915/psr: Do not unnecessarily remove underrun on idle PSR WA Jouni Högander
2025-08-22 15:42 ` ✓ i915.CI.BAT: success for " Patchwork
2025-08-22 17:16 ` ✓ i915.CI.Full: " Patchwork
2025-08-25  6:30 ` [PATCH] " Shankar, Uma
2025-08-26  7:28   ` Hogander, Jouni [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5af7520b968fcabcb677b3bb56b1ecf301553cdd.camel@intel.com \
    --to=jouni.hogander@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=uma.shankar@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).