From: shuang.he@intel.com
To: shuang.he@intel.com, lei.a.liu@intel.com,
intel-gfx@lists.freedesktop.org, mika.kahola@intel.com
Subject: Re: [PATCH v5 8/8] drm/i915: HSW cdclk support
Date: 02 Jun 2015 03:46:07 -0700 [thread overview]
Message-ID: <6299f3$m12f7l@orsmga002.jf.intel.com> (raw)
In-Reply-To: <1433229666-3152-9-git-send-email-mika.kahola@intel.com>
Tested-By: Intel Graphics QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 6518
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
PNV 276/276 276/276
ILK 303/303 303/303
SNB -1 315/315 314/315
IVB 343/343 343/343
BYT 287/287 287/287
BDW -1 321/321 320/321
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
*SNB igt@pm_rpm@dpms-mode-unset-non-lpsp PASS(1) DMESG_WARN(1)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/intel_uncore.c:#assert_device_not_suspended[i915]()@WARNING:.* at .* assert_device_not_suspended+0x
*BDW igt@gem_flink_race@flink_name PASS(1) DMESG_WARN(1)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/intel_display.c:#assert_plane[i915]()@WARNING:.* at .* assert_plane
assertion_failure@assertion failure
WARNING:at_drivers/gpu/drm/drm_irq.c:#drm_wait_one_vblank[drm]()@WARNING:.* at .* drm_wait_one_vblank+0x
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-06-02 10:46 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-06-02 7:20 [PATCH v5 0/8] All sort of cdclk stuff Mika Kahola
2015-06-02 7:20 ` [PATCH v5 1/8] drm/i915: Cache current cdclk frequency in dev_priv Mika Kahola
2015-06-02 15:17 ` Jani Nikula
2015-06-03 6:57 ` Mika Kahola
2015-06-02 7:21 ` [PATCH v5 2/8] drm/i915: Use cached cdclk value Mika Kahola
2015-06-02 7:21 ` [PATCH v5 3/8] drm/i915: Unify ilk and hsw .get_aux_clock_divider Mika Kahola
2015-06-02 7:21 ` [PATCH v5 4/8] drm/i915: Store max cdclk value in dev_priv Mika Kahola
2015-06-02 7:21 ` [PATCH v5 5/8] drm/i915: Don't enable IPS when pixel rate exceeds 95% Mika Kahola
2015-06-02 7:21 ` [PATCH v5 6/8] drm/i915: Add IS_BDW_ULX Mika Kahola
2015-06-02 7:21 ` [PATCH v5 7/8] drm/i915: BDW clock change support Mika Kahola
2015-06-02 7:21 ` [PATCH v5 8/8] drm/i915: HSW cdclk support Mika Kahola
2015-06-02 10:46 ` shuang.he [this message]
2015-06-02 10:57 ` [PATCH v5 0/8] All sort of cdclk stuff Damien Lespiau
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='6299f3$m12f7l@orsmga002.jf.intel.com' \
--to=shuang.he@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lei.a.liu@intel.com \
--cc=mika.kahola@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox