intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] drm/i915: Check engine->default_state mapping on module load
@ 2018-09-14  9:21 Chris Wilson
  2018-09-14  9:43 ` Tvrtko Ursulin
                   ` (2 more replies)
  0 siblings, 3 replies; 8+ messages in thread
From: Chris Wilson @ 2018-09-14  9:21 UTC (permalink / raw)
  To: intel-gfx

Check we can indeed acquire a WB mapping of the context image on module
load. Later this will give us the opportunity to validate that we can
switch from WC to WB as required.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
 drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
index be9d012d851b..37353afec66e 100644
--- a/drivers/gpu/drm/i915/i915_gem.c
+++ b/drivers/gpu/drm/i915/i915_gem.c
@@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
 
 	for_each_engine(engine, i915, id) {
 		struct i915_vma *state;
+		void *vaddr;
 
 		state = to_intel_context(ctx, engine)->state;
 		if (!state)
@@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
 			goto err_active;
 
 		engine->default_state = i915_gem_object_get(state->obj);
+
+		/* Check we can acquire the image of the context state */
+		vaddr = i915_gem_object_pin_map(engine->default_state,
+						I915_MAP_WB);
+		if (IS_ERR(vaddr)) {
+			err = PTR_ERR(vaddr);
+			goto err_active;
+		}
+
+		i915_gem_object_unpin_map(engine->default_state);
 	}
 
 	if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) {
-- 
2.19.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply related	[flat|nested] 8+ messages in thread

* Re: [PATCH] drm/i915: Check engine->default_state mapping on module load
  2018-09-14  9:21 [PATCH] drm/i915: Check engine->default_state mapping on module load Chris Wilson
@ 2018-09-14  9:43 ` Tvrtko Ursulin
  2018-09-14  9:51   ` Chris Wilson
  2018-09-14 11:17 ` ✓ Fi.CI.BAT: success for " Patchwork
  2018-09-14 12:55 ` ✓ Fi.CI.IGT: " Patchwork
  2 siblings, 1 reply; 8+ messages in thread
From: Tvrtko Ursulin @ 2018-09-14  9:43 UTC (permalink / raw)
  To: Chris Wilson, intel-gfx


On 14/09/2018 10:21, Chris Wilson wrote:
> Check we can indeed acquire a WB mapping of the context image on module
> load. Later this will give us the opportunity to validate that we can
> switch from WC to WB as required.
> 
> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> ---
>   drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
>   1 file changed, 11 insertions(+)
> 
> diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
> index be9d012d851b..37353afec66e 100644
> --- a/drivers/gpu/drm/i915/i915_gem.c
> +++ b/drivers/gpu/drm/i915/i915_gem.c
> @@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>   
>   	for_each_engine(engine, i915, id) {
>   		struct i915_vma *state;
> +		void *vaddr;
>   
>   		state = to_intel_context(ctx, engine)->state;
>   		if (!state)
> @@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>   			goto err_active;
>   
>   		engine->default_state = i915_gem_object_get(state->obj);
> +
> +		/* Check we can acquire the image of the context state */
> +		vaddr = i915_gem_object_pin_map(engine->default_state,
> +						I915_MAP_WB);
> +		if (IS_ERR(vaddr)) {
> +			err = PTR_ERR(vaddr);
> +			goto err_active;
> +		}
> +
> +		i915_gem_object_unpin_map(engine->default_state);

Ah this perhaps strengthens the argument to have 
__intel_engines_pin_default_state? (And the unpin pair.)

And I guess you made this patch come before the switch to WC since it is 
not FORCE_WB here?

Regards,

Tvrtko

>   	}
>   
>   	if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) {
> 
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [PATCH] drm/i915: Check engine->default_state mapping on module load
  2018-09-14  9:43 ` Tvrtko Ursulin
@ 2018-09-14  9:51   ` Chris Wilson
  2018-09-14 10:03     ` Tvrtko Ursulin
  0 siblings, 1 reply; 8+ messages in thread
From: Chris Wilson @ 2018-09-14  9:51 UTC (permalink / raw)
  To: Tvrtko Ursulin, intel-gfx

Quoting Tvrtko Ursulin (2018-09-14 10:43:12)
> 
> On 14/09/2018 10:21, Chris Wilson wrote:
> > Check we can indeed acquire a WB mapping of the context image on module
> > load. Later this will give us the opportunity to validate that we can
> > switch from WC to WB as required.
> > 
> > Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> > Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> > ---
> >   drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
> >   1 file changed, 11 insertions(+)
> > 
> > diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
> > index be9d012d851b..37353afec66e 100644
> > --- a/drivers/gpu/drm/i915/i915_gem.c
> > +++ b/drivers/gpu/drm/i915/i915_gem.c
> > @@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
> >   
> >       for_each_engine(engine, i915, id) {
> >               struct i915_vma *state;
> > +             void *vaddr;
> >   
> >               state = to_intel_context(ctx, engine)->state;
> >               if (!state)
> > @@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
> >                       goto err_active;
> >   
> >               engine->default_state = i915_gem_object_get(state->obj);
> > +
> > +             /* Check we can acquire the image of the context state */
> > +             vaddr = i915_gem_object_pin_map(engine->default_state,
> > +                                             I915_MAP_WB);
> > +             if (IS_ERR(vaddr)) {
> > +                     err = PTR_ERR(vaddr);
> > +                     goto err_active;
> > +             }
> > +
> > +             i915_gem_object_unpin_map(engine->default_state);
> 
> Ah this perhaps strengthens the argument to have 
> __intel_engines_pin_default_state? (And the unpin pair.)

I hope it doesn't come to making this into an interface :)
Definitely not an idea I endorse, random manipulation of the
default_state.
 
> And I guess you made this patch come before the switch to WC since it is 
> not FORCE_WB here?

Yes, full sequence of patches in your inbox.
-Chris
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [PATCH] drm/i915: Check engine->default_state mapping on module load
  2018-09-14  9:51   ` Chris Wilson
@ 2018-09-14 10:03     ` Tvrtko Ursulin
  2018-09-14 10:52       ` Chris Wilson
  0 siblings, 1 reply; 8+ messages in thread
From: Tvrtko Ursulin @ 2018-09-14 10:03 UTC (permalink / raw)
  To: Chris Wilson, intel-gfx


On 14/09/2018 10:51, Chris Wilson wrote:
> Quoting Tvrtko Ursulin (2018-09-14 10:43:12)
>>
>> On 14/09/2018 10:21, Chris Wilson wrote:
>>> Check we can indeed acquire a WB mapping of the context image on module
>>> load. Later this will give us the opportunity to validate that we can
>>> switch from WC to WB as required.
>>>
>>> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
>>> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>>> ---
>>>    drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
>>>    1 file changed, 11 insertions(+)
>>>
>>> diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
>>> index be9d012d851b..37353afec66e 100644
>>> --- a/drivers/gpu/drm/i915/i915_gem.c
>>> +++ b/drivers/gpu/drm/i915/i915_gem.c
>>> @@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>>>    
>>>        for_each_engine(engine, i915, id) {
>>>                struct i915_vma *state;
>>> +             void *vaddr;
>>>    
>>>                state = to_intel_context(ctx, engine)->state;
>>>                if (!state)
>>> @@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>>>                        goto err_active;
>>>    
>>>                engine->default_state = i915_gem_object_get(state->obj);
>>> +
>>> +             /* Check we can acquire the image of the context state */
>>> +             vaddr = i915_gem_object_pin_map(engine->default_state,
>>> +                                             I915_MAP_WB);
>>> +             if (IS_ERR(vaddr)) {
>>> +                     err = PTR_ERR(vaddr);
>>> +                     goto err_active;
>>> +             }
>>> +
>>> +             i915_gem_object_unpin_map(engine->default_state);
>>
>> Ah this perhaps strengthens the argument to have
>> __intel_engines_pin_default_state? (And the unpin pair.)
> 
> I hope it doesn't come to making this into an interface :)
> Definitely not an idea I endorse, random manipulation of the
> default_state.

Double underscore alleviates those concerns, no? :)

Would makes it only one place the following patch needed to switch to 
MAP_FORCE_WB.

Regards,

Tvrtko

>> And I guess you made this patch come before the switch to WC since it is
>> not FORCE_WB here?
> 
> Yes, full sequence of patches in your inbox.
> -Chris
> 
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [PATCH] drm/i915: Check engine->default_state mapping on module load
  2018-09-14 10:03     ` Tvrtko Ursulin
@ 2018-09-14 10:52       ` Chris Wilson
  2018-09-14 10:58         ` Tvrtko Ursulin
  0 siblings, 1 reply; 8+ messages in thread
From: Chris Wilson @ 2018-09-14 10:52 UTC (permalink / raw)
  To: Tvrtko Ursulin, intel-gfx

Quoting Tvrtko Ursulin (2018-09-14 11:03:18)
> 
> On 14/09/2018 10:51, Chris Wilson wrote:
> > Quoting Tvrtko Ursulin (2018-09-14 10:43:12)
> >>
> >> On 14/09/2018 10:21, Chris Wilson wrote:
> >>> Check we can indeed acquire a WB mapping of the context image on module
> >>> load. Later this will give us the opportunity to validate that we can
> >>> switch from WC to WB as required.
> >>>
> >>> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> >>> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> >>> ---
> >>>    drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
> >>>    1 file changed, 11 insertions(+)
> >>>
> >>> diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
> >>> index be9d012d851b..37353afec66e 100644
> >>> --- a/drivers/gpu/drm/i915/i915_gem.c
> >>> +++ b/drivers/gpu/drm/i915/i915_gem.c
> >>> @@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
> >>>    
> >>>        for_each_engine(engine, i915, id) {
> >>>                struct i915_vma *state;
> >>> +             void *vaddr;
> >>>    
> >>>                state = to_intel_context(ctx, engine)->state;
> >>>                if (!state)
> >>> @@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
> >>>                        goto err_active;
> >>>    
> >>>                engine->default_state = i915_gem_object_get(state->obj);
> >>> +
> >>> +             /* Check we can acquire the image of the context state */
> >>> +             vaddr = i915_gem_object_pin_map(engine->default_state,
> >>> +                                             I915_MAP_WB);
> >>> +             if (IS_ERR(vaddr)) {
> >>> +                     err = PTR_ERR(vaddr);
> >>> +                     goto err_active;
> >>> +             }
> >>> +
> >>> +             i915_gem_object_unpin_map(engine->default_state);
> >>
> >> Ah this perhaps strengthens the argument to have
> >> __intel_engines_pin_default_state? (And the unpin pair.)
> > 
> > I hope it doesn't come to making this into an interface :)
> > Definitely not an idea I endorse, random manipulation of the
> > default_state.
> 
> Double underscore alleviates those concerns, no? :)

Bah, did you see the EXPORT_SYMBOL_GPL(__i915_gem_object_set_pages),
nothing is safe!
 
> Would makes it only one place the following patch needed to switch to 
> MAP_FORCE_WB.

But that was the point of having a separate step here. This is then the
only mapping of default_state that needs to do the force. I liked that.
The other one we need is the initialisation of the lrc state.
-Chris
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [PATCH] drm/i915: Check engine->default_state mapping on module load
  2018-09-14 10:52       ` Chris Wilson
@ 2018-09-14 10:58         ` Tvrtko Ursulin
  0 siblings, 0 replies; 8+ messages in thread
From: Tvrtko Ursulin @ 2018-09-14 10:58 UTC (permalink / raw)
  To: Chris Wilson, intel-gfx


On 14/09/2018 11:52, Chris Wilson wrote:
> Quoting Tvrtko Ursulin (2018-09-14 11:03:18)
>>
>> On 14/09/2018 10:51, Chris Wilson wrote:
>>> Quoting Tvrtko Ursulin (2018-09-14 10:43:12)
>>>>
>>>> On 14/09/2018 10:21, Chris Wilson wrote:
>>>>> Check we can indeed acquire a WB mapping of the context image on module
>>>>> load. Later this will give us the opportunity to validate that we can
>>>>> switch from WC to WB as required.
>>>>>
>>>>> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
>>>>> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>>>>> ---
>>>>>     drivers/gpu/drm/i915/i915_gem.c | 11 +++++++++++
>>>>>     1 file changed, 11 insertions(+)
>>>>>
>>>>> diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
>>>>> index be9d012d851b..37353afec66e 100644
>>>>> --- a/drivers/gpu/drm/i915/i915_gem.c
>>>>> +++ b/drivers/gpu/drm/i915/i915_gem.c
>>>>> @@ -5424,6 +5424,7 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>>>>>     
>>>>>         for_each_engine(engine, i915, id) {
>>>>>                 struct i915_vma *state;
>>>>> +             void *vaddr;
>>>>>     
>>>>>                 state = to_intel_context(ctx, engine)->state;
>>>>>                 if (!state)
>>>>> @@ -5446,6 +5447,16 @@ static int __intel_engines_record_defaults(struct drm_i915_private *i915)
>>>>>                         goto err_active;
>>>>>     
>>>>>                 engine->default_state = i915_gem_object_get(state->obj);
>>>>> +
>>>>> +             /* Check we can acquire the image of the context state */
>>>>> +             vaddr = i915_gem_object_pin_map(engine->default_state,
>>>>> +                                             I915_MAP_WB);
>>>>> +             if (IS_ERR(vaddr)) {
>>>>> +                     err = PTR_ERR(vaddr);
>>>>> +                     goto err_active;
>>>>> +             }
>>>>> +
>>>>> +             i915_gem_object_unpin_map(engine->default_state);
>>>>
>>>> Ah this perhaps strengthens the argument to have
>>>> __intel_engines_pin_default_state? (And the unpin pair.)
>>>
>>> I hope it doesn't come to making this into an interface :)
>>> Definitely not an idea I endorse, random manipulation of the
>>> default_state.
>>
>> Double underscore alleviates those concerns, no? :)
> 
> Bah, did you see the EXPORT_SYMBOL_GPL(__i915_gem_object_set_pages),
> nothing is safe!
>   
>> Would makes it only one place the following patch needed to switch to
>> MAP_FORCE_WB.
> 
> But that was the point of having a separate step here. This is then the
> only mapping of default_state that needs to do the force. I liked that.
> The other one we need is the initialisation of the lrc state.

Hmm true.. makes some sense as much as I like avoiding code duplication. 
Okay..

Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>

Regards,

Tvrtko

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* ✓ Fi.CI.BAT: success for drm/i915: Check engine->default_state mapping on module load
  2018-09-14  9:21 [PATCH] drm/i915: Check engine->default_state mapping on module load Chris Wilson
  2018-09-14  9:43 ` Tvrtko Ursulin
@ 2018-09-14 11:17 ` Patchwork
  2018-09-14 12:55 ` ✓ Fi.CI.IGT: " Patchwork
  2 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2018-09-14 11:17 UTC (permalink / raw)
  To: Chris Wilson; +Cc: intel-gfx

== Series Details ==

Series: drm/i915: Check engine->default_state mapping on module load
URL   : https://patchwork.freedesktop.org/series/49694/
State : success

== Summary ==

= CI Bug Log - changes from CI_DRM_4824 -> Patchwork_10189 =

== Summary - SUCCESS ==

  No regressions found.

  External URL: https://patchwork.freedesktop.org/api/1.0/series/49694/revisions/1/mbox/

== Known issues ==

  Here are the changes found in Patchwork_10189 that come from known issues:

  === IGT changes ===

    ==== Issues hit ====

    igt@kms_pipe_crc_basic@hang-read-crc-pipe-b:
      fi-byt-clapper:     PASS -> FAIL (fdo#103191, fdo#107362)

    igt@prime_vgem@basic-fence-flip:
      fi-skl-iommu:       PASS -> FAIL (fdo#104008)

    
    ==== Possible fixes ====

    igt@drv_getparams_basic@basic-subslice-total:
      fi-snb-2520m:       DMESG-WARN (fdo#103713) -> PASS +9

    igt@kms_pipe_crc_basic@suspend-read-crc-pipe-b:
      fi-blb-e6850:       INCOMPLETE (fdo#107718) -> PASS

    
  fdo#103191 https://bugs.freedesktop.org/show_bug.cgi?id=103191
  fdo#103713 https://bugs.freedesktop.org/show_bug.cgi?id=103713
  fdo#104008 https://bugs.freedesktop.org/show_bug.cgi?id=104008
  fdo#107362 https://bugs.freedesktop.org/show_bug.cgi?id=107362
  fdo#107718 https://bugs.freedesktop.org/show_bug.cgi?id=107718


== Participating hosts (47 -> 44) ==

  Additional (1): fi-hsw-4770r 
  Missing    (4): fi-ilk-m540 fi-byt-squawks fi-bsw-cyan fi-hsw-4200u 


== Build changes ==

    * Linux: CI_DRM_4824 -> Patchwork_10189

  CI_DRM_4824: 110556c298bfe6ce81b453869e60dedbd4f0f182 @ git://anongit.freedesktop.org/gfx-ci/linux
  IGT_4640: 9a8da36e708f9ed15b20689dfe305e41f9a19008 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
  Patchwork_10189: 63a477bb5bb11c76748afaacfd43f4d456d4a24c @ git://anongit.freedesktop.org/gfx-ci/linux


== Linux commits ==

63a477bb5bb1 drm/i915: Check engine->default_state mapping on module load

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_10189/issues.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

* ✓ Fi.CI.IGT: success for drm/i915: Check engine->default_state mapping on module load
  2018-09-14  9:21 [PATCH] drm/i915: Check engine->default_state mapping on module load Chris Wilson
  2018-09-14  9:43 ` Tvrtko Ursulin
  2018-09-14 11:17 ` ✓ Fi.CI.BAT: success for " Patchwork
@ 2018-09-14 12:55 ` Patchwork
  2 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2018-09-14 12:55 UTC (permalink / raw)
  To: Chris Wilson; +Cc: intel-gfx

== Series Details ==

Series: drm/i915: Check engine->default_state mapping on module load
URL   : https://patchwork.freedesktop.org/series/49694/
State : success

== Summary ==

= CI Bug Log - changes from CI_DRM_4824_full -> Patchwork_10189_full =

== Summary - SUCCESS ==

  No regressions found.

  

== Known issues ==

  Here are the changes found in Patchwork_10189_full that come from known issues:

  === IGT changes ===

    ==== Issues hit ====

    igt@kms_frontbuffer_tracking@fbc-1p-primscrn-pri-shrfb-draw-mmap-gtt:
      shard-glk:          PASS -> FAIL (fdo#103167)

    igt@kms_setmode@basic:
      shard-kbl:          PASS -> FAIL (fdo#99912)

    
  fdo#103167 https://bugs.freedesktop.org/show_bug.cgi?id=103167
  fdo#99912 https://bugs.freedesktop.org/show_bug.cgi?id=99912


== Participating hosts (5 -> 5) ==

  No changes in participating hosts


== Build changes ==

    * Linux: CI_DRM_4824 -> Patchwork_10189
    * Piglit: None -> piglit_4509

  CI_DRM_4824: 110556c298bfe6ce81b453869e60dedbd4f0f182 @ git://anongit.freedesktop.org/gfx-ci/linux
  IGT_4640: 9a8da36e708f9ed15b20689dfe305e41f9a19008 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
  Patchwork_10189: 63a477bb5bb11c76748afaacfd43f4d456d4a24c @ git://anongit.freedesktop.org/gfx-ci/linux
  piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_10189/shards.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2018-09-14 12:55 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-09-14  9:21 [PATCH] drm/i915: Check engine->default_state mapping on module load Chris Wilson
2018-09-14  9:43 ` Tvrtko Ursulin
2018-09-14  9:51   ` Chris Wilson
2018-09-14 10:03     ` Tvrtko Ursulin
2018-09-14 10:52       ` Chris Wilson
2018-09-14 10:58         ` Tvrtko Ursulin
2018-09-14 11:17 ` ✓ Fi.CI.BAT: success for " Patchwork
2018-09-14 12:55 ` ✓ Fi.CI.IGT: " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).