From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [PATCH] drm/i915: Fix KMS regression on
	Sandybridge/CPT
Date: Fri, 29 Oct 2010 09:52:31 +0100
Message-ID: <849307$a66648@azsmga001.ch.intel.com>
References: <1288255088-2309-1-git-send-email-zhenyuw@linux.intel.com>
	<0d30dc$k0jvij@orsmga001.jf.intel.com>
	<20101029023451.GA1005@zhen-devel.sh.intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mga14.intel.com (mga14.intel.com [143.182.124.37])
	by gabe.freedesktop.org (Postfix) with ESMTP id 8756F9E755
	for <intel-gfx@lists.freedesktop.org>;
	Fri, 29 Oct 2010 01:52:34 -0700 (PDT)
In-Reply-To: <20101029023451.GA1005@zhen-devel.sh.intel.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

On Fri, 29 Oct 2010 10:34:51 +0800, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> On 2010.10.28 10:50:04 +0100, Chris Wilson wrote:
> > I've shrunk the patch to just the FDI portion, pushed to staging for
> > review. 
> 
> Current drm-intel-staging still fails unfortunately..

I'm very interested to know which was the magic bit then. :)

Did we lose the transcoder bpc setting? Is an extra READ masking a missing
delay? Is the break-scanline-wait fouling gen6?
-Chris

-- 
Chris Wilson, Intel Open Source Technology Centre