public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: shuang.he@intel.com
To: shuang.he@intel.com, ethan.gao@intel.com,
	intel-gfx@lists.freedesktop.org, damien.lespiau@intel.com
Subject: Re: [PATCH 3/3] drm/i915: Remove unused condition in hsw_power_well_post_enable()
Date: 13 Feb 2015 23:04:01 -0800	[thread overview]
Message-ID: <84c8a8$jds2ve@orsmga001.jf.intel.com> (raw)
In-Reply-To: <1423856278-6175-4-git-send-email-damien.lespiau@intel.com>

Tested-By: PRC QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 5776
-------------------------------------Summary-------------------------------------
Platform          Delta          drm-intel-nightly          Series Applied
PNV                 -2              281/281              279/281
ILK                                  313/313              313/313
SNB                                  309/309              309/309
IVB                                  382/382              382/382
BYT                                  296/296              296/296
HSW                                  426/426              426/426
BDW                 -1              318/318              317/318
-------------------------------------Detailed-------------------------------------
Platform  Test                                drm-intel-nightly          Series Applied
*PNV  igt_gen3_render_mixed_blits      PASS(1)      NRUN(1)
*PNV  igt_gen3_render_tiledx_blits      PASS(1)      CRASH(1)
*BDW  igt_gem_gtt_hog      PASS(1)      DMESG_WARN(1)
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2015-02-14  7:04 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-02-13 19:37 [PATCH 0/3] Restore pipe interrupts registers after power well enabling Damien Lespiau
2015-02-13 19:37 ` [PATCH 1/3] drm/i915/skl: Make gen8_irq_power_well_post_enable() take a pipe mask Damien Lespiau
2015-03-02 18:32   ` Paulo Zanoni
2015-02-13 19:37 ` [PATCH 2/3] drm/i915/skl: Restore pipe interrupt registers after power well enabling Damien Lespiau
2015-03-02 18:37   ` Paulo Zanoni
2015-03-03  8:23     ` Daniel Vetter
2015-02-13 19:37 ` [PATCH 3/3] drm/i915: Remove unused condition in hsw_power_well_post_enable() Damien Lespiau
2015-02-14  7:04   ` shuang.he [this message]
2015-03-02 18:38   ` Paulo Zanoni

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='84c8a8$jds2ve@orsmga001.jf.intel.com' \
    --to=shuang.he@intel.com \
    --cc=damien.lespiau@intel.com \
    --cc=ethan.gao@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox