From: Jani Nikula <jani.nikula@intel.com>
To: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v5 1/3] drm/i915/dsi: add support for sequence block v3 gpio for VLV
Date: Wed, 27 Apr 2016 10:23:59 +0300 [thread overview]
Message-ID: <871t5rldkg.fsf@intel.com> (raw)
In-Reply-To: <20160426184843.GF4329@intel.com>
On Tue, 26 Apr 2016, Ville Syrjälä <ville.syrjala@linux.intel.com> wrote:
> On Tue, Apr 26, 2016 at 01:27:39PM +0300, Jani Nikula wrote:
>> Only support NC GPIOs for now, and assume the vlv gpio table only has NC
>> GPIOs for now.
>>
>> Signed-off-by: Jani Nikula <jani.nikula@intel.com>
>> ---
>> drivers/gpu/drm/i915/intel_dsi_panel_vbt.c | 4 ++--
>> 1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/intel_dsi_panel_vbt.c b/drivers/gpu/drm/i915/intel_dsi_panel_vbt.c
>> index c7281c391d0f..a1cc8533cff5 100644
>> --- a/drivers/gpu/drm/i915/intel_dsi_panel_vbt.c
>> +++ b/drivers/gpu/drm/i915/intel_dsi_panel_vbt.c
>> @@ -203,8 +203,8 @@ static void vlv_exec_gpio(struct drm_i915_private *dev_priv,
>> map = &vlv_gpio_table[gpio_index];
>>
>> if (dev_priv->vbt.dsi.seq_version >= 3) {
>> - DRM_DEBUG_KMS("GPIO element v3 not supported\n");
>> - return;
>> + /* XXX: this assumes vlv_gpio_table only has NC GPIOs. */
>> + port = IOSF_PORT_GPIO_NC;
>
> NC GPIOs start from index 0, and we accept them up to ARRAY_SIZE(vlv_gpio_table)
> which only holds NC GPIOs as the comment says. Since SC GPIOs would come after
> NC GPIOS in index, they would thus have been rejected already by the earlier
> check. Makes sense, but I had to actually read the code to see it.
Hey, at least I left you a breadcrumb in the form of that comment
there. ;)
Pushed 1-2 to drm-intel-next-queued, thanks for the review.
BR,
Jani.
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
>> } else {
>> if (gpio_source == 0) {
>> port = IOSF_PORT_GPIO_NC;
>> --
>> 2.1.4
--
Jani Nikula, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2016-04-27 7:24 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-26 10:27 [PATCH v5 0/3] drm/i915/dsi: improved gpio element support for vlv/chv/bxt Jani Nikula
2016-04-26 10:27 ` [PATCH v5 1/3] drm/i915/dsi: add support for sequence block v3 gpio for VLV Jani Nikula
2016-04-26 14:22 ` Daniel Vetter
2016-04-27 7:22 ` Jani Nikula
2016-04-26 18:48 ` Ville Syrjälä
2016-04-27 7:23 ` Jani Nikula [this message]
2016-04-26 10:27 ` [PATCH v5 2/3] drm/i915/dsi: add support for gpio elements on CHV Jani Nikula
2016-04-26 18:49 ` Ville Syrjälä
2016-04-26 10:27 ` [PATCH v5 3/3] drm/i915/bxt: add bxt dsi gpio element support Jani Nikula
2016-04-26 18:40 ` Ville Syrjälä
2016-11-15 7:48 ` Mika Kahola
2016-04-26 14:18 ` ✓ Fi.CI.BAT: success for drm/i915/dsi: improved gpio element support for vlv/chv/bxt (rev5) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=871t5rldkg.fsf@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).