From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jani Nikula Subject: Re: [PATCH 53/62] drm/i915/bdw: Broadwell has a max port clock of 300Mhz on HDMI Date: Mon, 04 Nov 2013 15:33:20 +0200 Message-ID: <871u2wcmvz.fsf@intel.com> References: <1383451680-11173-1-git-send-email-benjamin.widawsky@intel.com> <1383451680-11173-54-git-send-email-benjamin.widawsky@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by gabe.freedesktop.org (Postfix) with ESMTP id DC73C131CB8 for ; Mon, 4 Nov 2013 05:31:27 -0800 (PST) In-Reply-To: <1383451680-11173-54-git-send-email-benjamin.widawsky@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org To: Ben Widawsky , Intel GFX List-Id: intel-gfx@lists.freedesktop.org On Sun, 03 Nov 2013, Ben Widawsky wrote: > From: Damien Lespiau > > Just like HSW. > > This means we can scan out a mode with a 300Mhz pixel clock with a depth > of 24 bits, but only a 200Mhz one with a 36bits depth. > > Signed-off-by: Damien Lespiau > Reviewed-by: Ben Widawsky Reviewed-by: Jani Nikula > --- > drivers/gpu/drm/i915/intel_hdmi.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/i915/intel_hdmi.c b/drivers/gpu/drm/i915/intel_hdmi.c > index 51a8336..03f9ca7 100644 > --- a/drivers/gpu/drm/i915/intel_hdmi.c > +++ b/drivers/gpu/drm/i915/intel_hdmi.c > @@ -847,7 +847,7 @@ static int hdmi_portclock_limit(struct intel_hdmi *hdmi) > > if (IS_G4X(dev)) > return 165000; > - else if (IS_HASWELL(dev)) > + else if (IS_HASWELL(dev) || INTEL_INFO(dev)->gen >= 8) > return 300000; > else > return 225000; > -- > 1.8.4.2 > > _______________________________________________ > Intel-gfx mailing list > Intel-gfx@lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/intel-gfx -- Jani Nikula, Intel Open Source Technology Center