From: Jani Nikula <jani.nikula@linux.intel.com>
To: Vandana Kannan <vandana.kannan@intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 6/6] drm/i915: Support for RR switching on VLV
Date: Tue, 01 Apr 2014 16:41:03 +0300 [thread overview]
Message-ID: <8761mtcgls.fsf@intel.com> (raw)
In-Reply-To: <1395981902-21606-7-git-send-email-vandana.kannan@intel.com>
On Fri, 28 Mar 2014, Vandana Kannan <vandana.kannan@intel.com> wrote:
> Definition of VLV RR switch bit and corresponding toggling in
> set_drrs function.
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
> Signed-off-by: Vandana Kannan <vandana.kannan@intel.com>
> Signed-off-by: Uma Shankar <uma.shankar@intel.com>
> ---
> drivers/gpu/drm/i915/i915_reg.h | 1 +
> drivers/gpu/drm/i915/intel_dp.c | 10 ++++++++--
> 2 files changed, 9 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 04fc64a..435ed64 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -3257,6 +3257,7 @@ enum punit_power_well {
> #define PIPECONF_INTERLACE_MODE_MASK (7 << 21)
> #define PIPECONF_EDP_RR_MODE_SWITCH (1 << 20)
> #define PIPECONF_CXSR_DOWNCLOCK (1<<16)
> +#define PIPECONF_EDP_RR_MODE_SWITCH_VLV (1 << 14)
> #define PIPECONF_COLOR_RANGE_SELECT (1 << 13)
> #define PIPECONF_BPC_MASK (0x7 << 5)
> #define PIPECONF_8BPC (0<<5)
> diff --git a/drivers/gpu/drm/i915/intel_dp.c b/drivers/gpu/drm/i915/intel_dp.c
> index 6cdbb38..79d880b 100644
> --- a/drivers/gpu/drm/i915/intel_dp.c
> +++ b/drivers/gpu/drm/i915/intel_dp.c
> @@ -3721,10 +3721,16 @@ void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate)
> reg = PIPECONF(intel_crtc->config.cpu_transcoder);
> val = I915_READ(reg);
> if (index > DRRS_HIGH_RR) {
> - val |= PIPECONF_EDP_RR_MODE_SWITCH;
> + if (IS_VALLEYVIEW(dev))
> + val |= PIPECONF_EDP_RR_MODE_SWITCH_VLV;
> + else
> + val |= PIPECONF_EDP_RR_MODE_SWITCH;
> intel_dp_set_m2_n2(intel_crtc, &config->dp_m2_n2);
> } else {
> - val &= ~PIPECONF_EDP_RR_MODE_SWITCH;
> + if (IS_VALLEYVIEW(dev))
> + val &= ~PIPECONF_EDP_RR_MODE_SWITCH_VLV;
> + else
> + val &= ~PIPECONF_EDP_RR_MODE_SWITCH;
> }
> I915_WRITE(reg, val);
> }
> --
> 1.7.9.5
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Jani Nikula, Intel Open Source Technology Center
next prev parent reply other threads:[~2014-04-01 13:40 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-03-28 4:44 [PATCH 0/6] v7: Enabling DRRS in the kernel Vandana Kannan
2014-03-28 4:44 ` [PATCH 1/6] drm/i915: Adding VBT fields to support eDP DRRS feature Vandana Kannan
2014-04-01 13:04 ` Jani Nikula
2014-04-01 17:26 ` Daniel Vetter
2014-03-28 4:44 ` [PATCH 2/6] drm/i915: Parse EDID probed modes for DRRS support Vandana Kannan
2014-04-01 13:17 ` Jani Nikula
2014-04-03 11:10 ` [PATCH v8 " Vandana Kannan
2014-04-03 11:46 ` Jani Nikula
2014-04-04 4:57 ` [PATCH v9 " Vandana Kannan
2014-04-04 10:47 ` [PATCH v10 " Vandana Kannan
2014-04-04 10:55 ` Jani Nikula
2014-04-04 11:13 ` Vandana Kannan
2014-04-05 6:42 ` [PATCH v11 " Vandana Kannan
2014-04-10 8:42 ` Jani Nikula
2014-04-10 8:55 ` Daniel Vetter
2014-03-28 4:44 ` [PATCH 3/6] drm/i915: Add support for DRRS to switch RR Vandana Kannan
2014-04-01 13:25 ` Jani Nikula
2014-04-02 5:58 ` Vandana Kannan
2014-04-03 11:14 ` [PATCH v9 " Vandana Kannan
2014-04-04 4:58 ` Vandana Kannan
2014-04-05 6:43 ` Vandana Kannan
2014-04-10 8:43 ` Jani Nikula
2014-04-10 8:56 ` Daniel Vetter
2014-04-10 8:58 ` Daniel Vetter
2014-04-11 9:18 ` Vandana Kannan
2014-04-11 9:26 ` Daniel Vetter
2014-04-11 11:21 ` Vandana Kannan
2014-04-21 4:28 ` Vandana Kannan
2014-03-28 4:45 ` [PATCH 4/6] drm/i915: Idleness detection for DRRS Vandana Kannan
2014-04-01 13:36 ` Jani Nikula
2014-04-03 11:17 ` [PATCH v9 " Vandana Kannan
2014-04-04 5:00 ` [PATCH v10 " Vandana Kannan
2014-04-04 6:54 ` Jani Nikula
2014-04-04 10:53 ` [PATCH v11 " Vandana Kannan
2014-04-05 6:44 ` Vandana Kannan
2014-04-10 8:52 ` Jani Nikula
2014-03-28 4:45 ` [PATCH 5/6] drm/i915/bdw: Add support for DRRS to switch RR Vandana Kannan
2014-04-01 13:37 ` Jani Nikula
2014-03-28 4:45 ` [PATCH 6/6] drm/i915: Support for RR switching on VLV Vandana Kannan
2014-04-01 13:41 ` Jani Nikula [this message]
-- strict thread matches above, loose matches on Subject: below --
2014-03-07 5:17 [PATCH 0/6] v6: Enabling DRRS in the kernel Vandana Kannan
2014-03-07 5:17 ` [PATCH 6/6] drm/i915: Support for RR switching on VLV Vandana Kannan
2014-03-05 9:43 [PATCH 0/6] v6: Enabling DRRS in the kernel Vandana Kannan
2014-03-05 9:43 ` [PATCH 6/6] drm/i915: Support for RR switching on VLV Vandana Kannan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8761mtcgls.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=vandana.kannan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox