From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jani Nikula Subject: Re: [v2 1/2] drm/i915: Update VBT data structures to have MIPI block enhancements Date: Thu, 27 Feb 2014 16:48:11 +0200 Message-ID: <878usw7gt0.fsf@intel.com> References: <1392895001-26055-1-git-send-email-shobhit.kumar@intel.com> <1392895001-26055-2-git-send-email-shobhit.kumar@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by gabe.freedesktop.org (Postfix) with ESMTP id CEC27FB791 for ; Thu, 27 Feb 2014 06:48:21 -0800 (PST) In-Reply-To: <1392895001-26055-2-git-send-email-shobhit.kumar@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces@lists.freedesktop.org Errors-To: intel-gfx-bounces@lists.freedesktop.org To: Shobhit Kumar , intel-gfx List-Id: intel-gfx@lists.freedesktop.org On Thu, 20 Feb 2014, Shobhit Kumar wrote: > +/* Block 52 contains MIPI configuration block > + * 6 * bdb_mipi_config, followed by 6 pps data > + * block below > + * > + * all delays in ms The spec you sent me has "... delay in 100us unit" for MIPI PPS entries which is weird and which is the reason I asked you to document the units. Please check. With that checked, Reviewed-by: Jani Nikula -- Jani Nikula, Intel Open Source Technology Center