From: Jani Nikula <jani.nikula@linux.intel.com>
To: "Kandpal, Suraj" <suraj.kandpal@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH 1/1] drm/i915/dp: Fix logic to fetch slice_height
Date: Thu, 02 Feb 2023 21:29:41 +0200 [thread overview]
Message-ID: <87cz6r27dm.fsf@intel.com> (raw)
In-Reply-To: <MWHPR11MB174174ABEFE34DFDF469A757E3D69@MWHPR11MB1741.namprd11.prod.outlook.com>
On Thu, 02 Feb 2023, "Kandpal, Suraj" <suraj.kandpal@intel.com> wrote:
>>
>> On Thu, 02 Feb 2023, Suraj Kandpal <suraj.kandpal@intel.com> wrote:
>> > According to Bpec: 49259 VDSC spec implies that 108 lines is an
>> > optimal slice height, but any size can be used as long as vertical
>> > active integer multiple and maximum vertical slice count requirements are
>> met.
>>
>> The commit message and subject should really indicate that this increases
>> the slice height considerably. It's a 13.5x increase at a minimum, could be
>> much more. Seems misleading to call it "fix logic", as if there's a small issue
>> somewhere.
>>
>> Bspec references should be here:
>>
>> Bspec: 49259
>> > Cc: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
>> > Cc: Swati Sharma <swati2.sharma@intel.com>
>> > Signed-off-by: Suraj Kandpal <suraj.kandpal@intel.com>
>> >
>> > diff --git a/drivers/gpu/drm/i915/display/intel_dp.c
>> > b/drivers/gpu/drm/i915/display/intel_dp.c
>> > index 62cbab7402e9..7bd2e56ef0fa 100644
>> > --- a/drivers/gpu/drm/i915/display/intel_dp.c
>> > +++ b/drivers/gpu/drm/i915/display/intel_dp.c
>> > @@ -1415,6 +1415,22 @@ static int
>> intel_dp_sink_dsc_version_minor(struct intel_dp *intel_dp)
>> > DP_DSC_MINOR_SHIFT;
>> > }
>> >
>> > +static int intel_dp_get_slice_height(int vactive)
>>
>> intel_dp_dsc_get_slice_height
>>
>> > +{
>> > + int slice_height;
>> > +
>> > + /*
>> > + * VDSC spec implies that 108 lines is an optimal slice height,
>>
>> Please be more specific with spec references than vague "VSDC spec". Spec
>> version is required at a minimum. Section and section title are a nice bonus.
>>
>> > + * but any size can be used as long as vertical active integer
>> > + * multiple and maximum vertical slice count requirements are met.
>> > + */
>> > + for (slice_height = 108; slice_height <= vactive; slice_height += 2)
>>
>> Where does it say 108 is a minimum, and you should go up only...?
>
> So in VDSC 1.2a section 3.8 option for slices it says
> "a slice height of 108 lines typically provides better
> performance than a slice height of 8 lines."
> It also states the following
> "Also it says There is no cost associated with slice height because
> there is no additional buffering or any other additional resources required"
> that's why I decided to move up from slice height of 108
>
>>
>> > + if (!(vactive % slice_height))
>>
>> Matter of taste, but please use (vactive % slice_height == 0) for clarity on
>> computations like this.
>>
>> > + return slice_height;
>> > +
>> > + return 0;
>>
>> I guess it's unlikely we ever hit here, but you could have the old code as
>> fallback and never return 0. Because you don't check for 0 in the caller
>> anyway.
>
> I will do this
>
>>
>> Also makes me wonder why we have intel_hdmi_dsc_get_slice_height()
>> separately, with almost identical implementation. Maybe we should
>> consolidate.
>
> That's separate because the minimum there starts from slice_height of 96 as indicated in
> HDMI spec
Do you think it's fine to duplicate a whole function if their sole
difference is the starting point of a for loop?
BR,
Jani.
>
> Regards,
> Suraj Kandpal
>>
>> > +}
>> > +
>> > static int intel_dp_dsc_compute_params(struct intel_encoder *encoder,
>> > struct intel_crtc_state *crtc_state) { @@
>> -1433,17
>> > +1449,7 @@ static int intel_dp_dsc_compute_params(struct intel_encoder
>> *encoder,
>> > vdsc_cfg->rc_model_size = DSC_RC_MODEL_SIZE_CONST;
>> > vdsc_cfg->pic_height = crtc_state->hw.adjusted_mode.crtc_vdisplay;
>> >
>> > - /*
>> > - * Slice Height of 8 works for all currently available panels. So start
>> > - * with that if pic_height is an integral multiple of 8. Eventually add
>> > - * logic to try multiple slice heights.
>> > - */
>> > - if (vdsc_cfg->pic_height % 8 == 0)
>> > - vdsc_cfg->slice_height = 8;
>> > - else if (vdsc_cfg->pic_height % 4 == 0)
>> > - vdsc_cfg->slice_height = 4;
>> > - else
>> > - vdsc_cfg->slice_height = 2;
>> > + vdsc_cfg->slice_height =
>> > +intel_dp_get_slice_height(vdsc_cfg->pic_height);
>> >
>> > ret = intel_dsc_compute_params(crtc_state);
>> > if (ret)
>>
>> --
>> Jani Nikula, Intel Open Source Graphics Center
--
Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2023-02-02 19:29 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-02 11:46 [Intel-gfx] [PATCH 0/1] Fix logic to get slice_height for dp Suraj Kandpal
2023-02-02 11:46 ` [Intel-gfx] [PATCH 1/1] drm/i915/dp: Fix logic to fetch slice_height Suraj Kandpal
2023-02-02 13:02 ` Jani Nikula
2023-02-02 17:59 ` Kandpal, Suraj
2023-02-02 19:29 ` Jani Nikula [this message]
2023-02-03 6:07 ` Kandpal, Suraj
2023-02-02 18:20 ` [Intel-gfx] [PATCH v2] drm/i915/dp: Increase slice_height for DP Suraj Kandpal
2023-02-10 2:50 ` Kandpal, Suraj
2023-02-13 18:27 ` Jani Nikula
2023-02-14 5:20 ` [Intel-gfx] [PATCH v3] " Suraj Kandpal
2023-02-14 9:07 ` Jani Nikula
2023-02-02 12:52 ` [Intel-gfx] [PATCH 0/1] Fix logic to get slice_height for dp Jani Nikula
2023-02-02 13:52 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2023-02-02 17:54 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2023-02-02 20:37 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Fix logic to get slice_height for dp (rev2) Patchwork
2023-02-03 4:05 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2023-02-14 6:05 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Fix logic to get slice_height for dp (rev3) Patchwork
2023-02-14 7:25 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87cz6r27dm.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=suraj.kandpal@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).