From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jani Nikula <jani.nikula@intel.com>
Subject: Re: [PATCH 1/3] drm/dp: Add definition for Display
	Control DPCD Registers capability size
Date: Thu, 31 Mar 2016 10:04:43 +0300
Message-ID: <87egarnn5g.fsf@intel.com>
References: <1459348041-28165-1-git-send-email-yetundex.adebisi@intel.com>
 <1459348041-28165-2-git-send-email-yetundex.adebisi@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1459348041-28165-2-git-send-email-yetundex.adebisi@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: Yetunde Adebisi <yetundex.adebisi@intel.com>, isg-gms@eclists.intel.com, dri-devel@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

T24gV2VkLCAzMCBNYXIgMjAxNiwgWWV0dW5kZSBBZGViaXNpIDx5ZXR1bmRleC5hZGViaXNpQGlu
dGVsLmNvbT4gd3JvdGU6Cj4gVGhpcyBpcyB1c2VkIHdoZW4gcmVhZGluZyBEaXNwbGF5IENvbnRy
b2wgY2FwYWJpbGl0eSBSZWdpc3RlcnMgb24gdGhlIHNpbmsKPiBkZXZpY2UuCj4KPiBjYzogSmFu
aSBOaWt1bGEgPGphbmkubmlrdWxhQGludGVsLmNvbT4KPiBjYzogZHJpLWRldmVsQGxpc3RzLmZy
ZWVkZXNrdG9wLm9yZwo+IFNpZ25lZC1vZmYtYnk6IFlldHVuZGUgQWRlYmlzaSA8eWV0dW5kZXgu
YWRlYmlzaUBpbnRlbC5jb20+CgpSZXZpZXdlZC1ieTogSmFuaSBOaWt1bGEgPGphbmkubmlrdWxh
QGludGVsLmNvbT4KCgo+IC0tLQo+ICBpbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmggfCAxICsK
PiAgMSBmaWxlIGNoYW5nZWQsIDEgaW5zZXJ0aW9uKCspCj4KPiBkaWZmIC0tZ2l0IGEvaW5jbHVk
ZS9kcm0vZHJtX2RwX2hlbHBlci5oIGIvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oCj4gaW5k
ZXggMTI1MjEwOC4uOTJkOWE1MiAxMDA2NDQKPiAtLS0gYS9pbmNsdWRlL2RybS9kcm1fZHBfaGVs
cGVyLmgKPiArKysgYi9pbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmgKPiBAQCAtNjIxLDYgKzYy
MSw3IEBAIHU4IGRybV9kcF9nZXRfYWRqdXN0X3JlcXVlc3RfcHJlX2VtcGhhc2lzKGNvbnN0IHU4
IGxpbmtfc3RhdHVzW0RQX0xJTktfU1RBVFVTX1NJCj4gICNkZWZpbmUgRFBfQlJBTkNIX09VSV9I
RUFERVJfU0laRQkweGMKPiAgI2RlZmluZSBEUF9SRUNFSVZFUl9DQVBfU0laRQkJMHhmCj4gICNk
ZWZpbmUgRURQX1BTUl9SRUNFSVZFUl9DQVBfU0laRQkyCj4gKyNkZWZpbmUgRURQX0RJU1BMQVlf
Q1RMX0NBUF9TSVpFCTMKPiAgCj4gIHZvaWQgZHJtX2RwX2xpbmtfdHJhaW5fY2xvY2tfcmVjb3Zl
cnlfZGVsYXkoY29uc3QgdTggZHBjZFtEUF9SRUNFSVZFUl9DQVBfU0laRV0pOwo+ICB2b2lkIGRy
bV9kcF9saW5rX3RyYWluX2NoYW5uZWxfZXFfZGVsYXkoY29uc3QgdTggZHBjZFtEUF9SRUNFSVZF
Ul9DQVBfU0laRV0pOwoKLS0gCkphbmkgTmlrdWxhLCBJbnRlbCBPcGVuIFNvdXJjZSBUZWNobm9s
b2d5IENlbnRlcgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
XwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcK
aHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK