From: Jani Nikula <jani.nikula@linux.intel.com>
To: Ankit Nautiyal <ankit.k.nautiyal@intel.com>,
intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Cc: ville.syrjala@linux.intel.com, mika.kahola@intel.com,
matthew.d.roper@intel.com
Subject: Re: [PATCH 5/5] drm/xe: Add intel_pll_algorithm in Makefile
Date: Wed, 26 Jun 2024 13:12:57 +0300 [thread overview]
Message-ID: <87o77oc8ra.fsf@intel.com> (raw)
In-Reply-To: <20240626050056.3996349-6-ankit.k.nautiyal@intel.com>
On Wed, 26 Jun 2024, Ankit Nautiyal <ankit.k.nautiyal@intel.com> wrote:
> Include the intel_pll_algorithm for xe driver.
Not how this works. Please build every commit before submitting and
you'll see the build is broken at patch 2.
git rebase -i $tip -x make
BR,
Jani.
>
> Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> ---
> drivers/gpu/drm/xe/Makefile | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/gpu/drm/xe/Makefile b/drivers/gpu/drm/xe/Makefile
> index 478acc94a71c..30b63c2eadd0 100644
> --- a/drivers/gpu/drm/xe/Makefile
> +++ b/drivers/gpu/drm/xe/Makefile
> @@ -261,6 +261,7 @@ xe-$(CONFIG_DRM_XE_DISPLAY) += \
> i915-display/intel_modeset_setup.o \
> i915-display/intel_modeset_verify.o \
> i915-display/intel_panel.o \
> + i915-display/intel_pll_algorithm.o \
> i915-display/intel_pmdemand.o \
> i915-display/intel_pps.o \
> i915-display/intel_psr.o \
--
Jani Nikula, Intel
next prev parent reply other threads:[~2024-06-26 10:13 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-26 5:00 [PATCH 0/5] Add HDMI PLL Algorithm for SNPS/C10PHY Ankit Nautiyal
2024-06-26 5:00 ` [PATCH 1/5] drm/i915/display: Add support for SNPS PHY HDMI PLL algorithm for DG2 Ankit Nautiyal
2024-06-26 10:04 ` Jani Nikula
2024-06-27 16:41 ` Nautiyal, Ankit K
2024-06-26 18:12 ` kernel test robot
2024-06-26 18:46 ` kernel test robot
2024-06-26 5:00 ` [PATCH 2/5] drm/i915/snps_phy: Use " Ankit Nautiyal
2024-06-26 10:07 ` Jani Nikula
2024-06-27 17:02 ` Nautiyal, Ankit K
2024-06-27 18:30 ` Jani Nikula
2024-06-28 5:06 ` Nautiyal, Ankit K
2024-06-26 5:00 ` [PATCH 3/5] drm/i915/cx0_phy_regs: Add C10 registers bits Ankit Nautiyal
2024-06-26 5:00 ` [PATCH 4/5] drm/i915/pll_algorithm: Compute C10 HDMI PLLs with algorithm Ankit Nautiyal
2024-06-26 10:10 ` Jani Nikula
2024-06-27 17:08 ` Nautiyal, Ankit K
2024-06-26 5:00 ` [PATCH 5/5] drm/xe: Add intel_pll_algorithm in Makefile Ankit Nautiyal
2024-06-26 10:12 ` Jani Nikula [this message]
2024-06-27 17:12 ` Nautiyal, Ankit K
2024-06-26 5:42 ` ✗ Fi.CI.CHECKPATCH: warning for Add HDMI PLL Algorithm for SNPS/C10PHY Patchwork
2024-06-26 5:42 ` ✗ Fi.CI.SPARSE: " Patchwork
2024-06-26 5:50 ` ✓ Fi.CI.BAT: success " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87o77oc8ra.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=mika.kahola@intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).