From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jani Nikula <jani.nikula@linux.intel.com>
Subject: Re: [PATCH 1/2] drm/dp: Bit definition for D3 power
	state	that keeps AUX fully powered
Date: Fri, 11 Aug 2017 08:40:10 +0300
Message-ID: <87r2wiirwl.fsf@intel.com>
References: <1502414206-21989-1-git-send-email-dhinakaran.pandiyan@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1502414206-21989-1-git-send-email-dhinakaran.pandiyan@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: Dhinakaran Pandiyan <dhnkrn@gmail.com>, intel-gfx@lists.freedesktop.org
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>, dri-devel@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

T24gRnJpLCAxMSBBdWcgMjAxNywgRGhpbmFrYXJhbiBQYW5kaXlhbiA8ZGhua3JuQGdtYWlsLmNv
bT4gd3JvdGU6Cj4gRFBDRCA2MDBoIC0gU0VUX1BPV0VSICYgU0VUX0RQX1BXUl9WT0xUQUdFIGRl
ZmluZXMgcG93ZXIgc3RhdGUKPgo+IDEwMSA9IFNldCBNYWluLUxpbmsgZm9yIGxvY2FsIFNpbmsg
ZGV2aWNlIGFuZCBhbGwgZG93bnN0cmVhbSBTaW5rCj4gZGV2aWNlcyB0byBEMyAocG93ZXItZG93
biBtb2RlKSwga2VlcCBBVVggYmxvY2sgZnVsbHkgcG93ZXJlZCwgcmVhZHkgdG8KPiByZXBseSB3
aXRoaW4gYSBSZXNwb25zZSBUaW1lb3V0IHBlcmlvZCBvZiAzMDB1cy4KPgo+IFRoaXMgc3RhdGUg
aXMgdXNlZnVsIGluIGEgTVNUIGRvY2sgKyBNU1QgbW9uaXRvciBjb25maWd1cmF0aW9uIHRoYXQK
PiBkb2Vzbid0IHdha2UgdXAgZnJvbSBEMyBzdGF0ZS4KPgo+IFNpZ25lZC1vZmYtYnk6IERoaW5h
a2FyYW4gUGFuZGl5YW4gPGRoaW5ha2FyYW4ucGFuZGl5YW5AaW50ZWwuY29tPgo+IC0tLQo+ICBp
bmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmggfCA5ICsrKysrLS0tLQo+ICAxIGZpbGUgY2hhbmdl
ZCwgNSBpbnNlcnRpb25zKCspLCA0IGRlbGV0aW9ucygtKQo+Cj4gZGlmZiAtLWdpdCBhL2luY2x1
ZGUvZHJtL2RybV9kcF9oZWxwZXIuaCBiL2luY2x1ZGUvZHJtL2RybV9kcF9oZWxwZXIuaAo+IGlu
ZGV4IGIxNzQ3NmEuLmQ3N2UwZjUgMTAwNjQ0Cj4gLS0tIGEvaW5jbHVkZS9kcm0vZHJtX2RwX2hl
bHBlci5oCj4gKysrIGIvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oCj4gQEAgLTYxNCwxMCAr
NjE0LDExIEBACj4gICNkZWZpbmUgRFBfQlJBTkNIX0hXX1JFViAgICAgICAgICAgICAgICAgICAg
MHg1MDkKPiAgI2RlZmluZSBEUF9CUkFOQ0hfU1dfUkVWICAgICAgICAgICAgICAgICAgICAweDUw
QQo+ICAKPiAtI2RlZmluZSBEUF9TRVRfUE9XRVIgICAgICAgICAgICAgICAgICAgICAgICAweDYw
MAo+IC0jIGRlZmluZSBEUF9TRVRfUE9XRVJfRDAgICAgICAgICAgICAgICAgICAgIDB4MQo+IC0j
IGRlZmluZSBEUF9TRVRfUE9XRVJfRDMgICAgICAgICAgICAgICAgICAgIDB4Mgo+IC0jIGRlZmlu
ZSBEUF9TRVRfUE9XRVJfTUFTSyAgICAgICAgICAgICAgICAgIDB4Mwo+ICsjZGVmaW5lIERQX1NF
VF9QT1dFUgkJCTB4NjAwCj4gKyMgZGVmaW5lIERQX1NFVF9QT1dFUl9EMAkJMHgxCj4gKyMgZGVm
aW5lIERQX1NFVF9QT1dFUl9EMwkJMHgyCj4gKyMgZGVmaW5lIERQX1NFVF9QT1dFUl9NQVNLCQkw
eDMKClBsZWFzZSBrZWVwIHRoZSBhYm92ZSBpbnRhY3QuIEl0IGFwcGVhcnMgc3BhY2UgaXMgdGhl
IGluZGVudCBjaGFyYWN0ZXIKb2YgY2hvaWNlIGluIHRoaXMgZmlsZS4KCkJSLApKYW5pLgoKPiAr
IyBkZWZpbmUgRFBfU0VUX1BPV0VSX0QzX0FVWF9PTgkJMHg1Cj4gIAo+ICAjZGVmaW5lIERQX0VE
UF9EUENEX1JFVgkJCSAgICAweDcwMCAgICAvKiBlRFAgMS4yICovCj4gICMgZGVmaW5lIERQX0VE
UF8xMQkJCSAgICAweDAwCgotLSAKSmFuaSBOaWt1bGEsIEludGVsIE9wZW4gU291cmNlIFRlY2hu
b2xvZ3kgQ2VudGVyCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9y
ZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVsLWdm
eAo=