From mboxrd@z Thu Jan 1 00:00:00 1970 From: Mika Kuoppala Subject: Re: [Intel-gfx] [PATCH v7 2/3] drm/i915: whitelist PS_(DEPTH|INVOCATION)_COUNT Date: Tue, 02 Jul 2019 15:16:17 +0300 Message-ID: <87zhlw3a3y.fsf@gaia.fi.intel.com> References: <20190628120720.21682-1-lionel.g.landwerlin@intel.com> <20190628120720.21682-3-lionel.g.landwerlin@intel.com> <156206601183.2466.7357010939425742878@skylake-alporthouse-com> Mime-Version: 1.0 Content-Type: text/plain Return-path: In-Reply-To: <156206601183.2466.7357010939425742878@skylake-alporthouse-com> Sender: stable-owner@vger.kernel.org To: Chris Wilson , Lionel Landwerlin , intel-gfx@lists.freedesktop.org Cc: stable@vger.kernel.org List-Id: intel-gfx@lists.freedesktop.org Chris Wilson writes: > Quoting Lionel Landwerlin (2019-06-28 13:07:19) >> CFL:C0+ changed the status of those registers which are now >> blacklisted by default. >> >> This is breaking a number of CTS tests on GL & Vulkan : >> >> KHR-GL45.pipeline_statistics_query_tests_ARB.functional_fragment_shader_invocations (GL) >> >> dEQP-VK.query_pool.statistics_query.fragment_shader_invocations.* (Vulkan) >> >> v2: Only use one whitelist entry (Lionel) > > Bspec: 14091 Sometimes we have optionally used References: BSID#0934 to mark the workaround. But it feels a tad redudant now. >> Signed-off-by: Lionel Landwerlin >> Cc: stable@vger.kernel.org > Acked-by: Chris Wilson Reviewed-by: Mika Kuoppala