From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Subject: Re: [PATCH v2 03/11] drm/i915/psr: Set PSR CRC
 verification bit in sink inside PSR1 block
Date: Fri, 30 Nov 2018 15:54:34 -0800
Message-ID: <8b4076fcf4542928052f8b7354801407ca2c128a.camel@intel.com>
References: <20181130022525.25676-1-jose.souza@intel.com>
 <20181130022525.25676-3-jose.souza@intel.com>
Reply-To: dhinakaran.pandiyan@intel.com
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <20181130022525.25676-3-jose.souza@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: =?ISO-8859-1?Q?Jos=E9?= Roberto de Souza <jose.souza@intel.com>, intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org, Rodrigo Vivi <rodrigo.vivi@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

T24gVGh1LCAyMDE4LTExLTI5IGF0IDE4OjI1IC0wODAwLCBKb3PDqSBSb2JlcnRvIGRlIFNvdXph
IHdyb3RlOgo+IEFzIHdlIGhhdmUgYSBlbHNlIGJsb2NrIGZvciB0aGUgJ2lmIChkZXZfcHJpdi0+
cHNyLnBzcjJfZW5hYmxlZCkgeycKPiBhbmQgdGhpcyBiaXQgaXMgb25seSBzZXQgZm9yIFBTUjEg
bW92ZSBpdCB0byB0aGF0IGJsb2NrIHRvIG1ha2UgaXQKPiBtb3JlIGVhc3kgdG8gcmVhZC4KPiAK
PiBDYzogRGhpbmFrYXJhbiBQYW5kaXlhbiA8ZGhpbmFrYXJhbi5wYW5kaXlhbkBpbnRlbC5jb20+
Cj4gQ2M6IFJvZHJpZ28gVml2aSA8cm9kcmlnby52aXZpQGludGVsLmNvbT4KPiBTaWduZWQtb2Zm
LWJ5OiBKb3PDqSBSb2JlcnRvIGRlIFNvdXphIDxqb3NlLnNvdXphQGludGVsLmNvbT4KPiAtLS0K
PiAgZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfcHNyLmMgfCA1ICsrKy0tCj4gIDEgZmlsZSBj
aGFuZ2VkLCAzIGluc2VydGlvbnMoKyksIDIgZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAtLWdpdCBh
L2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Bzci5jCj4gYi9kcml2ZXJzL2dwdS9kcm0vaTkx
NS9pbnRlbF9wc3IuYwo+IGluZGV4IDg1MTVmNGE2ZjRmMS4uYjA0NDcyZTYzN2M4IDEwMDY0NAo+
IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Bzci5jCj4gKysrIGIvZHJpdmVycy9n
cHUvZHJtL2k5MTUvaW50ZWxfcHNyLmMKPiBAQCAtMzk4LDEwICszOTgsMTEgQEAgc3RhdGljIHZv
aWQgaW50ZWxfcHNyX2VuYWJsZV9zaW5rKHN0cnVjdAo+IGludGVsX2RwICppbnRlbF9kcCkKPiAg
CX0gZWxzZSB7Cj4gIAkJaWYgKGRldl9wcml2LT5wc3IubGlua19zdGFuZGJ5KQo+ICAJCQlkcGNk
X3ZhbCB8PSBEUF9QU1JfTUFJTl9MSU5LX0FDVElWRTsKPiArCj4gKwkJaWYgKElOVEVMX0dFTihk
ZXZfcHJpdikgPj0gOCkKPiArCQkJZHBjZF92YWwgfD0gRFBfUFNSX0NSQ19WRVJJRklDQVRJT047
Cj4gIAl9Cj4gIAo+IC0JaWYgKCFkZXZfcHJpdi0+cHNyLnBzcjJfZW5hYmxlZCAmJiBJTlRFTF9H
RU4oZGV2X3ByaXYpID49IDgpCj4gLQkJZHBjZF92YWwgfD0gRFBfUFNSX0NSQ19WRVJJRklDQVRJ
T047Cj4gIAlkcm1fZHBfZHBjZF93cml0ZWIoJmludGVsX2RwLT5hdXgsIERQX1BTUl9FTl9DRkcs
IGRwY2RfdmFsKTsKPiAgCj4gIAlkcm1fZHBfZHBjZF93cml0ZWIoJmludGVsX2RwLT5hdXgsIERQ
X1NFVF9QT1dFUiwKPiBEUF9TRVRfUE9XRVJfRDApOwoKRG8gd2UgbmVlZCB0aGlzIERQQ0Qgd3Jp
dGU/IFRoZSBwYW5lbCBzaG91bGQgYWxyZWFkeSBiZSBhd2FrZSBieSB0aGlzCnBvaW50LCBJIHRo
aW5rIGl0J3Mgd29ydGggcmVtb3ZpbmcgaXQgaWYgdGhlcmUncyBubyByZWdyZXNzaW9uLgoKWW91
ciBjaGFuZ2UgaW4gdGhpcyBwYXRjaCBsb29rcyBnb29kLCBzbwpSZXZpZXdlZC1ieTogRGhpbmFr
YXJhbiBQYW5kaXlhbiA8ZGhpbmFrYXJhbi5wYW5kaXlhbkBpbnRlbC5jb20+CgoKCgpfX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGlu
ZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVl
ZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK