From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.0 required=3.0 tests=BAYES_00,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8998AC433EF for ; Thu, 16 Sep 2021 12:58:50 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 551A760EE9 for ; Thu, 16 Sep 2021 12:58:50 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 551A760EE9 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id B82BF6EDAA; Thu, 16 Sep 2021 12:58:42 +0000 (UTC) Received: from mail-il1-f172.google.com (mail-il1-f172.google.com [209.85.166.172]) by gabe.freedesktop.org (Postfix) with ESMTPS id 57F176EDA7; Thu, 16 Sep 2021 12:58:41 +0000 (UTC) Received: by mail-il1-f172.google.com with SMTP id q14so6531101ils.5; Thu, 16 Sep 2021 05:58:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=xuGmIRYmRVR4BbQ5sSs7x/lja/8gmIMOpkyKDr7Fynw=; b=kb97ry6zdEGkEzo1wrEA8gPpOCH+yKNeGa4Z8o1uQ0QfYhT/IxuTvXyXjg8QdRuLAl rYGUYJIxInLlyZ0S44GxmBZ1vah5XGrgu+5rKs0WLwbiPmpikN1mn7a2YrilAkFP9K5Y /MjI4QLFNsR8BDgeTY1lV8+IIyK2I+Hylr7xAXE+nK4SCMz+RBOlihfromzgNCi8FMri c1E4RVktkPfgcpIc72lVBZESH2lz8khK8tzWm3TTrxaG/oZZFzsH16bd2+u1ijY0Lgad 84BkTyfnjHpBL2NpwLsXWjI8aacaFNcbUj4yKndKhxlUYlWz0sj4tEnCa3RA6EP2aui0 8KQw== X-Gm-Message-State: AOAM5313oemua/E3UGuyHwKaae7ZNpB8iyj+Sm+friwTnHEFBPuUKP2R Bau4VtA0nQITL7jzx75SSg== X-Google-Smtp-Source: ABdhPJyyXBHunWFCmA9Dfv2/1tQjiuIFaS0T9uMZFgBdkv0SEDRIS4IlK00+pb6X39FFOXCwOT2fsg== X-Received: by 2002:a05:6e02:dce:: with SMTP id l14mr3985745ilj.272.1631797120682; Thu, 16 Sep 2021 05:58:40 -0700 (PDT) Received: from robh.at.kernel.org (96-84-70-89-static.hfc.comcastbusiness.net. [96.84.70.89]) by smtp.gmail.com with ESMTPSA id k7sm1654209iok.22.2021.09.16.05.58.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Sep 2021 05:58:39 -0700 (PDT) Received: (nullmailer pid 1170339 invoked by uid 1000); Thu, 16 Sep 2021 12:58:38 -0000 Date: Thu, 16 Sep 2021 07:58:38 -0500 From: Rob Herring To: Sean Paul Cc: dri-devel@lists.freedesktop.org, intel-gfx@lists.freedesktop.org, freedreno@lists.freedesktop.org, swboyd@chromium.org, Sean Paul , Rob Clark , David Airlie , Daniel Vetter , Kuogee Hsieh , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Message-ID: References: <20210915203834.1439-1-sean@poorly.run> <20210915203834.1439-13-sean@poorly.run> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210915203834.1439-13-sean@poorly.run> Subject: Re: [Intel-gfx] [PATCH v2 12/13] dt-bindings: msm/dp: Add bindings for HDCP registers X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" On Wed, Sep 15, 2021 at 04:38:31PM -0400, Sean Paul wrote: > From: Sean Paul > > This patch adds the bindings for the MSM DisplayPort HDCP registers > which are required to write the HDCP key into the display controller as > well as the registers to enable HDCP authentication/key > exchange/encryption. > > Cc: Rob Herring > Cc: Stephen Boyd > Signed-off-by: Sean Paul > Link: https://patchwork.freedesktop.org/patch/msgid/20210913175747.47456-13-sean@poorly.run #v1 > > Changes in v2: > -Drop register range names (Stephen) > -Fix yaml errors (Rob) > --- > .../devicetree/bindings/display/msm/dp-controller.yaml | 7 ++++--- > 1 file changed, 4 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml > index 64d8d9e5e47a..80a55e9ff532 100644 > --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml > +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml > @@ -19,7 +19,7 @@ properties: > - qcom,sc7180-dp > > reg: > - maxItems: 1 > + maxItems: 3 You need to define what each entry is. items: - description: ... - description: ... - description: ... > > interrupts: > maxItems: 1 > @@ -99,8 +99,9 @@ examples: > #include > > displayport-controller@ae90000 { > - compatible = "qcom,sc7180-dp"; > - reg = <0xae90000 0x1400>; > + reg = <0 0x0ae90000 0 0x1400>, > + <0 0x0aed1000 0 0x174>, > + <0 0x0aee1000 0 0x2c>; > interrupt-parent = <&mdss>; > interrupts = <12>; > clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, > -- > Sean Paul, Software Engineer, Google / Chromium OS > >