From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Cc: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org,
suraj.kandpal@intel.com
Subject: Re: [PATCH 09/15] drm/i915: Implement hw state readout and checks for ultrajoiner
Date: Thu, 26 Sep 2024 14:21:53 +0300 [thread overview]
Message-ID: <ZvVD0WcQQB0BtP_b@intel.com> (raw)
In-Reply-To: <20240926072638.3689367-10-ankit.k.nautiyal@intel.com>
On Thu, Sep 26, 2024 at 12:56:32PM +0530, Ankit Nautiyal wrote:
> From: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
>
> Ultrajoiner mode has some new bits and states to be
> read out from the hw. Lets make changes accordingly.
>
> v2: Fix checkpatch warnings. (Ankit)
> v3: Add separate functions for computing expected secondary_big/ultrajoiner
> pipes. (Ankit)
> v4:
> -Streamline the helpers for ultrajoiner. (Ville)
> -Add fixup to accommodate PIPED check for ultrajoiner. (Ville)
> -Add more Ultrajoiner drm_WARNs. (Ville)
> v5: Remove spurious newline. (Ville)
>
> Signed-off-by: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
> Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 88 +++++++++++++++++++
> .../gpu/drm/i915/display/intel_vdsc_regs.h | 2 +
> 2 files changed, 90 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index ea259b142786..6d8143f62110 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -3670,15 +3670,77 @@ static u8 get_joiner_primary_pipe(enum pipe pipe, u8 primary_pipes)
> return primary_pipes ? BIT(fls(primary_pipes) - 1) : 0;
> }
>
> +static u8 expected_ultrajoiner_secondary_pipes(u8 ultrajoiner_primary_pipes)
> +{
> + return expected_secondary_pipes(ultrajoiner_primary_pipes, 4);
> +}
> +
> +static u8 fixup_ultrajoiner_secondary_pipes(u8 ultrajoiner_primary_pipes,
> + u8 ultrajoiner_secondary_pipes)
> +{
> + return ultrajoiner_secondary_pipes | ultrajoiner_primary_pipes << 3;
> +}
> +
> +static void enabled_ultrajoiner_pipes(struct drm_i915_private *i915,
> + u8 *primary_pipes, u8 *secondary_pipes)
> +{
> + struct intel_crtc *crtc;
> +
> + *primary_pipes = 0;
> + *secondary_pipes = 0;
> +
> + if (!HAS_ULTRAJOINER(i915))
> + return;
> +
> + for_each_intel_crtc_in_pipe_mask(&i915->drm, crtc,
> + joiner_pipes(i915)) {
> + enum intel_display_power_domain power_domain;
> + enum pipe pipe = crtc->pipe;
> + intel_wakeref_t wakeref;
> +
> + power_domain = intel_dsc_power_domain(crtc, (enum transcoder)pipe);
> + with_intel_display_power_if_enabled(i915, power_domain, wakeref) {
> + u32 tmp = intel_de_read(i915, ICL_PIPE_DSS_CTL1(pipe));
> +
> + if (!(tmp & ULTRA_JOINER_ENABLE))
> + continue;
> +
> + if (tmp & PRIMARY_ULTRA_JOINER_ENABLE)
> + *primary_pipes |= BIT(pipe);
> + else
> + *secondary_pipes |= BIT(pipe);
> + }
> + }
> +}
> +
> static void enabled_joiner_pipes(struct drm_i915_private *dev_priv,
> enum pipe pipe,
> u8 *primary_pipes, u8 *secondary_pipes)
> {
> struct intel_display *display = to_intel_display(&dev_priv->drm);
> + u8 primary_ultrajoiner_pipes;
> u8 primary_uncompressed_joiner_pipes, primary_bigjoiner_pipes;
> + u8 secondary_ultrajoiner_pipes;
> u8 secondary_uncompressed_joiner_pipes, secondary_bigjoiner_pipes;
> + u8 ultrajoiner_pipes;
> u8 uncompressed_joiner_pipes, bigjoiner_pipes;
>
> + enabled_ultrajoiner_pipes(dev_priv, &primary_ultrajoiner_pipes,
> + &secondary_ultrajoiner_pipes);
> + /*
> + * For some strange reason the last pipe in the set of four
> + * shouldn't have ultrajoiner enable bit set in hardware.
> + * Set the bit anyway to make life easier.
> + */
> + drm_WARN_ON(&dev_priv->drm,
> + expected_secondary_pipes(primary_ultrajoiner_pipes, 3) !=
> + secondary_ultrajoiner_pipes);
> + secondary_ultrajoiner_pipes =
> + fixup_ultrajoiner_secondary_pipes(primary_ultrajoiner_pipes,
> + secondary_ultrajoiner_pipes);
> +
> + drm_WARN_ON(&dev_priv->drm, (primary_ultrajoiner_pipes & secondary_ultrajoiner_pipes) != 0);
> +
> enabled_uncompressed_joiner_pipes(display, &primary_uncompressed_joiner_pipes,
> &secondary_uncompressed_joiner_pipes);
>
> @@ -3691,10 +3753,21 @@ static void enabled_joiner_pipes(struct drm_i915_private *dev_priv,
> drm_WARN_ON(display->drm,
> (primary_bigjoiner_pipes & secondary_bigjoiner_pipes) != 0);
>
> + ultrajoiner_pipes = primary_ultrajoiner_pipes | secondary_ultrajoiner_pipes;
> uncompressed_joiner_pipes = primary_uncompressed_joiner_pipes |
> secondary_uncompressed_joiner_pipes;
> bigjoiner_pipes = primary_bigjoiner_pipes | secondary_bigjoiner_pipes;
>
> + drm_WARN(display->drm, (ultrajoiner_pipes & bigjoiner_pipes) != ultrajoiner_pipes,
> + "Ultrajoiner pipes(%#x) should be bigjoiner pipes(%#x)\n",
> + ultrajoiner_pipes, bigjoiner_pipes);
> +
> + drm_WARN(display->drm, secondary_ultrajoiner_pipes !=
> + expected_ultrajoiner_secondary_pipes(primary_ultrajoiner_pipes),
> + "Wrong secondary ultrajoiner pipes(expected %#x, current %#x)\n",
> + expected_ultrajoiner_secondary_pipes(primary_ultrajoiner_pipes),
> + secondary_ultrajoiner_pipes);
> +
> drm_WARN(display->drm, (uncompressed_joiner_pipes & bigjoiner_pipes) != 0,
> "Uncomressed joiner pipes(%#x) and bigjoiner pipes(%#x) can't intersect\n",
> uncompressed_joiner_pipes, bigjoiner_pipes);
> @@ -3714,6 +3787,21 @@ static void enabled_joiner_pipes(struct drm_i915_private *dev_priv,
> *primary_pipes = 0;
> *secondary_pipes = 0;
>
> + if (ultrajoiner_pipes & BIT(pipe)) {
> + *primary_pipes = get_joiner_primary_pipe(pipe, primary_ultrajoiner_pipes);
> + *secondary_pipes = secondary_ultrajoiner_pipes &
> + expected_ultrajoiner_secondary_pipes(*primary_pipes);
> +
> + drm_WARN(display->drm,
> + expected_ultrajoiner_secondary_pipes(*primary_pipes) !=
> + *secondary_pipes,
> + "Wrong ultrajoiner secondary pipes for primary_pipes %#x (expected %#x, current %#x)\n",
> + *primary_pipes,
> + expected_ultrajoiner_secondary_pipes(*primary_pipes),
> + *secondary_pipes);
> + return;
> + }
> +
> if (uncompressed_joiner_pipes & BIT(pipe)) {
> *primary_pipes = get_joiner_primary_pipe(pipe, primary_uncompressed_joiner_pipes);
> *secondary_pipes = secondary_uncompressed_joiner_pipes &
> diff --git a/drivers/gpu/drm/i915/display/intel_vdsc_regs.h b/drivers/gpu/drm/i915/display/intel_vdsc_regs.h
> index f921ad67b587..bf32a3b46fb1 100644
> --- a/drivers/gpu/drm/i915/display/intel_vdsc_regs.h
> +++ b/drivers/gpu/drm/i915/display/intel_vdsc_regs.h
> @@ -37,6 +37,8 @@
> #define SPLITTER_CONFIGURATION_MASK REG_GENMASK(26, 25)
> #define SPLITTER_CONFIGURATION_2_SEGMENT REG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 0)
> #define SPLITTER_CONFIGURATION_4_SEGMENT REG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 1)
> +#define ULTRA_JOINER_ENABLE REG_BIT(23)
> +#define PRIMARY_ULTRA_JOINER_ENABLE REG_BIT(22)
> #define UNCOMPRESSED_JOINER_PRIMARY (1 << 21)
> #define UNCOMPRESSED_JOINER_SECONDARY (1 << 20)
>
> --
> 2.45.2
--
Ville Syrjälä
Intel
next prev parent reply other threads:[~2024-09-26 11:21 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-26 7:26 [PATCH 00/15] Ultrajoiner basic functionality series Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 01/15] drm/i915/display_device: Add Check HAS_DSC for bigjoiner Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 02/15] drm/i915/display_debugfs: Allow force joiner only if supported Ankit Nautiyal
2024-09-26 11:14 ` Ville Syrjälä
2024-09-26 13:07 ` Nautiyal, Ankit K
2024-09-26 13:21 ` Ville Syrjälä
2024-09-26 7:26 ` [PATCH 03/15] drm/i915/display: Modify debugfs for joiner to force n pipes Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 04/15] drm/i915/dp: Add helper to compute num pipes required Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 05/15] drm/i915: Split current joiner hw state readout Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 06/15] drm/i915: Add bigjoiner and uncompressed joiner hw readout sanity checks Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 07/15] drm/i915/display: Add macro HAS_ULTRAJOINER() Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 08/15] drm/i915/display: Refactor enable_joiner_pipes Ankit Nautiyal
2024-09-26 11:19 ` Ville Syrjälä
2024-09-26 13:15 ` Nautiyal, Ankit K
2024-09-26 13:28 ` Ville Syrjälä
2024-09-26 7:26 ` [PATCH 09/15] drm/i915: Implement hw state readout and checks for ultrajoiner Ankit Nautiyal
2024-09-26 11:21 ` Ville Syrjälä [this message]
2024-09-26 7:26 ` [PATCH 10/15] drm/i915/display/vdsc: Add ultrajoiner support with DSC Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 11/15] drm/i915/dp: Modify compressed bpp limitations for ultrajoiner Ankit Nautiyal
2024-09-26 22:36 ` Ville Syrjälä
2024-09-26 7:26 ` [PATCH 12/15] drm/i915/dp: Simplify helper to get slice count with joiner Ankit Nautiyal
2024-09-26 11:28 ` Ville Syrjälä
2024-09-26 7:26 ` [PATCH 13/15] drm/i915: Compute config and mode valid changes for ultrajoiner Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 14/15] drm/i915/display: Consider ultrajoiner for computing maxdotclock Ankit Nautiyal
2024-09-26 7:26 ` [PATCH 15/15] drm/i915/intel_dp: Add support for forcing ultrajoiner Ankit Nautiyal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZvVD0WcQQB0BtP_b@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=suraj.kandpal@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).