Re: [PATCH 12/13] drm/i915: Prevent mixing of snooped and tiling modes for old chipsets

Keith Packard
2011-05-04T17:32:07Z

[-- Attachment #1.1: Type: text/plain, Size: 449 bytes --]

On Thu, 14 Apr 2011 10:03:46 +0100, Chris Wilson <chris@chris-wilson.co.uk> wrote:

> Older chipsets do not support snooping (i.e. cache sharing between the
> CPU and GPU) on tiled surfaces. So prevent userspace from being silly
> should we one day expose the ability to change cache levels from
> userspace.

We will not need this as there is no plan to have user-mode use snooped
access on older chipsets.

--
keith.packard@intel.com

[-- Attachment #1.2: Type: application/pgp-signature, Size: 189 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org