public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: "Govindapillai, Vinod" <vinod.govindapillai@intel.com>
To: "ville.syrjala@linux.intel.com" <ville.syrjala@linux.intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Cc: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH 1/9] drm/i915/wm: Reject SAGV consistently when block_time_us==0
Date: Wed, 8 Apr 2026 09:56:27 +0000	[thread overview]
Message-ID: <bec55a7128dddc2fe8a195d01dcbcbcffde8eb01.camel@intel.com> (raw)
In-Reply-To: <20260324134843.2364-2-ville.syrjala@linux.intel.com>

On Tue, 2026-03-24 at 15:48 +0200, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> 
> We have three ways for the platform to indicate that
> SAGV is not supported:
> - pcode returns zero block time
> - pcode returns only a single QGV point (icl+)
> - pcode rejects the SAGV enable/disable command (pre-icl)
> 
> We don't currently consider all those factors when computing
> pipe_sagv_reject, meaning we might still try to enable
> SAGV when we should not.
> 
> I think one plausible scenario is when pcode returns a
> zero block time, and all the pipes are disabled. In
> that case intel_crtc_can_enable_sagv() will return true
> for all pipes, and thus we might try to enable SAGV
> despite pcode indicating that it's not supported.
> 
> Make sure pipe_sagv_reject will consistently reject
> SAGV when our cached block time is zero. That will cover
> all the aforementioned mechanisms by which SAGV can be
> disabled.
> 
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
>  drivers/gpu/drm/i915/display/skl_watermark.c | 6 +++---
>  1 file changed, 3 insertions(+), 3 deletions(-)
> 

Reviewed-by: Vinod Govindapillai <vinod.govindapillai@intel.com>

> diff --git a/drivers/gpu/drm/i915/display/skl_watermark.c
> b/drivers/gpu/drm/i915/display/skl_watermark.c
> index d45b3bcc6ef0..09988f46e083 100644
> --- a/drivers/gpu/drm/i915/display/skl_watermark.c
> +++ b/drivers/gpu/drm/i915/display/skl_watermark.c
> @@ -308,9 +308,6 @@ static bool skl_crtc_can_enable_sagv(const struct
> intel_crtc_state *crtc_state)
>  	enum plane_id plane_id;
>  	int max_level = INT_MAX;
>  
> -	if (!intel_has_sagv(display))
> -		return false;
> -
>  	if (!crtc_state->hw.active)
>  		return true;
>  
> @@ -377,6 +374,9 @@ bool intel_crtc_can_enable_sagv(const struct
> intel_crtc_state *crtc_state)
>  {
>  	struct intel_display *display =
> to_intel_display(crtc_state);
>  
> +	if (!display->sagv.block_time_us)
> +		return false;
> +
>  	if (!display->params.enable_sagv)
>  		return false;
>  


  reply	other threads:[~2026-04-08  9:56 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-03-24 13:48 [PATCH 0/9] drm/i915/wm: Watermark/SAGV fixes/cleanups/etc Ville Syrjala
2026-03-24 13:48 ` [PATCH 1/9] drm/i915/wm: Reject SAGV consistently when block_time_us==0 Ville Syrjala
2026-04-08  9:56   ` Govindapillai, Vinod [this message]
2026-03-24 13:48 ` [PATCH 2/9] drm/i915/wm: Don't compute separate SAGV watermarks for RKL Ville Syrjala
2026-04-08 11:48   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 3/9] drm/i915/wm: Consolidate SAGV pipe active/interlace checks to common code Ville Syrjala
2026-04-08 11:49   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 4/9] drm/i915/wm: Verify the correct plane DDB entry Ville Syrjala
2026-04-08 11:53   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 5/9] drm/i915/wm: Extract skl_wm_level_verify() Ville Syrjala
2026-04-08 11:55   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 6/9] drm/i915/wm: Extract skl_ddb_entry_verify() Ville Syrjala
2026-04-08 11:57   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 7/9] drm/i915/wm: Verify 'ddb_y' as well as 'ddb' Ville Syrjala
2026-04-08 11:59   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 8/9] drm/i915/wm: Reduce copy-pasta in skl_print_plane_wm_changes() Ville Syrjala
2026-04-08 12:04   ` Govindapillai, Vinod
2026-03-24 13:48 ` [PATCH 9/9] drm/i915/wm: Allow SAGV with multiple pipes on pre-icl Ville Syrjala
2026-04-08 12:10   ` Govindapillai, Vinod
2026-03-24 16:38 ` ✓ i915.CI.BAT: success for drm/i915/wm: Watermark/SAGV fixes/cleanups/etc Patchwork
2026-03-25  1:32 ` ✓ i915.CI.Full: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=bec55a7128dddc2fe8a195d01dcbcbcffde8eb01.camel@intel.com \
    --to=vinod.govindapillai@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox