From: shuang.he@intel.com
To: shuang.he@intel.com, ethan.gao@intel.com,
intel-gfx@lists.freedesktop.org, nicholas.hoath@intel.com
Subject: Re: [PATCH 9/9] drm/i915/bxt: Mark WaCcsTlbPrefetchDisable as for Broxton also.
Date: 08 May 2015 01:36:50 -0700 [thread overview]
Message-ID: <edcf24$ek7nbq@FMSMGA003.fm.intel.com> (raw)
In-Reply-To: <1431004537-25717-10-git-send-email-nicholas.hoath@intel.com>
Tested-By: Intel Graphics QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 6345
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
PNV 276/276 276/276
ILK 302/302 302/302
SNB 316/316 316/316
IVB 342/342 342/342
BYT 286/286 286/286
BDW 321/321 321/321
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-05-08 8:36 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-07 13:15 [PATCH 0/9] drm/i915/bxt Enable existing workarounds for Broxton Nick Hoath
2015-05-07 13:15 ` [PATCH 1/9] drm/i915/bxt: Mark WaDisablePartialInstShootdown as for Broxton also Nick Hoath
2015-05-07 13:15 ` [PATCH 2/9] drm/i915/bxt: Mark workaround as for Skylake & Broxton Nick Hoath
2015-05-07 13:15 ` [PATCH 3/9] drm/i915/bxt: Enable WaDisableDgMirrorFixInHalfSliceChicken5 for Broxton Nick Hoath
2015-05-07 13:15 ` [PATCH 4/9] drm/i915/bxt: Enable WaSetDisablePixMaskCammingAndRhwoInCommonSliceChicken " Nick Hoath
2015-05-07 13:15 ` [PATCH 5/9] drm/i915/bxt: Enable WaEnableYV12BugFixInHalfSliceChicken7 " Nick Hoath
2015-05-07 13:15 ` [PATCH 6/9] drm/i915/bxt: Move WaForceEnableNonCoherent to Skylake only Nick Hoath
2015-05-07 13:15 ` [PATCH 7/9] drm/i915/bxt: Mark Wa4x4STCOptimizationDisable as for Broxton also Nick Hoath
2015-05-07 13:15 ` [PATCH 8/9] drm/i915/bxt: Mark WaDisablePartialResolveInVc " Nick Hoath
2015-05-07 13:15 ` [PATCH 9/9] drm/i915/bxt: Mark WaCcsTlbPrefetchDisable " Nick Hoath
2015-05-08 8:36 ` shuang.he [this message]
2015-05-07 15:17 ` [PATCH 0/9] drm/i915/bxt Enable existing workarounds for Broxton Imre Deak
2015-05-07 16:09 ` Daniel Vetter
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='edcf24$ek7nbq@FMSMGA003.fm.intel.com' \
--to=shuang.he@intel.com \
--cc=ethan.gao@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=nicholas.hoath@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox