From mboxrd@z Thu Jan 1 00:00:00 1970 From: Robert Navarro Subject: Re: [PATCH] drm/i915: Increase WM memory latency values on SNB with high pixel clock Date: Mon, 31 Mar 2014 18:29:51 +0000 (UTC) Message-ID: References: <1395392448-6337-1-git-send-email-jani.nikula@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from plane.gmane.org (plane.gmane.org [80.91.229.3]) by gabe.freedesktop.org (Postfix) with ESMTP id 990676E3F5 for ; Mon, 31 Mar 2014 11:35:06 -0700 (PDT) Received: from list by plane.gmane.org with local (Exim 4.69) (envelope-from ) id 1WUh32-00015m-HF for intel-gfx@lists.freedesktop.org; Mon, 31 Mar 2014 20:35:05 +0200 Received: from 64-71-16-66.static.wiline.com ([64.71.16.66]) by main.gmane.org with esmtp (Gmexim 0.1 (Debian)) id 1AlnuQ-0007hv-00 for ; Mon, 31 Mar 2014 20:35:04 +0200 Received: from crshman by 64-71-16-66.static.wiline.com with local (Gmexim 0.1 (Debian)) id 1AlnuQ-0007hv-00 for ; Mon, 31 Mar 2014 20:35:04 +0200 List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org Runyan, Arthur J intel.com> writes: > > Please check the DRAM configuration for the systems that fail. The higher latency is more likely with > higher tRFC which is mainly found with 8 Gbit components. > What other information do we need to get this included? The DRAM config, is this something that I have to/should check? How do I get this information to you?