From: Jani Nikula <jani.nikula@intel.com>
To: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Subject: Re: [RESEND 00/12] drm/i915: vlv clock cleanups
Date: Wed, 10 Sep 2025 09:53:21 +0300 [thread overview]
Message-ID: <138e4a2e2770990e5c367dd8c9d3a76095664d84@intel.com> (raw)
In-Reply-To: <aMArwlpXAoA60Q-0@intel.com>
On Tue, 09 Sep 2025, Ville Syrjälä <ville.syrjala@linux.intel.com> wrote:
> On Tue, Aug 19, 2025 at 03:53:30PM +0300, Jani Nikula wrote:
>> Rebase and resend of [1].
>>
>> [1] https://lore.kernel.org/r/cover.1754385408.git.jani.nikula@intel.com
>>
>> Jani Nikula (12):
>> drm/i915: add vlv_clock_get_gpll()
>> drm/i915: add vlv_clock_get_czclk()
>> drm/i915: add vlv_clock_get_hrawclk()
>> drm/i915: make vlv_get_cck_clock_hpll() static
>> drm/i915: add vlv_clock_get_cdclk()
>> drm/i915: make vlv_get_cck_clock() static
>> drm/i915: rename vlv_get_hpll_vco() to vlv_clock_get_hpll_vco()
>> drm/i915: cache the results in vlv_clock_get_hpll_vco() and use it
>> more
>> drm/i915: remove intel_update_czclk() as unnecessary
>> drm/i915: log HPLL frequency similar to CZCLK
>> drm/i915: move hpll and czclk caching under display
>> drm/i915: split out vlv_clock.[ch]
>>
>> drivers/gpu/drm/i915/Makefile | 1 +
>> drivers/gpu/drm/i915/display/intel_cdclk.c | 29 ++----
>> drivers/gpu/drm/i915/display/intel_display.c | 61 -------------
>> drivers/gpu/drm/i915/display/intel_display.h | 6 --
>> .../gpu/drm/i915/display/intel_display_core.h | 5 ++
>> .../drm/i915/display/intel_display_driver.c | 1 -
>> drivers/gpu/drm/i915/display/vlv_clock.c | 89 +++++++++++++++++++
>> drivers/gpu/drm/i915/display/vlv_clock.h | 38 ++++++++
>
> Ideally that should live in soc/
>
> I think we could even link it separately to both i915 and
> the (eventual) display module since they don't actually
> need to share anything (apart from the sideband mailbox
> interface). Would avoid having to add anything for this
> stuff into the inter module interface.
Superficially soc/ is obvious, but it has been a bit of a problem area
for sharing between drivers. For example, what to do with platform
detection code there? Or MMIO?
> And as mentioned in the reply to one of the patches the
> vlv_iosf_sb_get/put() stuff is now quite messy. So that
> probably needs another cleanup pass to make the interface
> actually sensible.
Judging by the CI results, I guess we need that pass before
merging. Ugh.
> I guess all of that could be done/thought about later though,
> so for now the series is:
> Acked-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Thanks, need to still track that problem before merging.
BR,
Jani.
>
>> drivers/gpu/drm/i915/gt/intel_rc6.c | 3 +-
>> drivers/gpu/drm/i915/gt/intel_rps.c | 11 ++-
>> drivers/gpu/drm/i915/i915_drv.h | 3 -
>> drivers/gpu/drm/xe/xe_device_types.h | 6 --
>> 12 files changed, 148 insertions(+), 105 deletions(-)
>> create mode 100644 drivers/gpu/drm/i915/display/vlv_clock.c
>> create mode 100644 drivers/gpu/drm/i915/display/vlv_clock.h
>>
>> --
>> 2.47.2
--
Jani Nikula, Intel
prev parent reply other threads:[~2025-09-10 6:53 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-19 12:53 [RESEND 00/12] drm/i915: vlv clock cleanups Jani Nikula
2025-08-19 12:53 ` [RESEND 01/12] drm/i915: add vlv_clock_get_gpll() Jani Nikula
2025-08-19 12:53 ` [RESEND 02/12] drm/i915: add vlv_clock_get_czclk() Jani Nikula
2025-08-19 12:53 ` [RESEND 03/12] drm/i915: add vlv_clock_get_hrawclk() Jani Nikula
2025-08-19 12:53 ` [RESEND 04/12] drm/i915: make vlv_get_cck_clock_hpll() static Jani Nikula
2025-08-19 12:53 ` [RESEND 05/12] drm/i915: add vlv_clock_get_cdclk() Jani Nikula
2025-09-09 13:24 ` Ville Syrjälä
2025-08-19 12:53 ` [RESEND 06/12] drm/i915: make vlv_get_cck_clock() static Jani Nikula
2025-08-19 12:53 ` [RESEND 07/12] drm/i915: rename vlv_get_hpll_vco() to vlv_clock_get_hpll_vco() Jani Nikula
2025-08-19 12:53 ` [RESEND 08/12] drm/i915: cache the results in vlv_clock_get_hpll_vco() and use it more Jani Nikula
2025-08-19 12:53 ` [RESEND 09/12] drm/i915: remove intel_update_czclk() as unnecessary Jani Nikula
2025-08-19 12:53 ` [RESEND 10/12] drm/i915: log HPLL frequency similar to CZCLK Jani Nikula
2025-08-19 12:53 ` [RESEND 11/12] drm/i915: move hpll and czclk caching under display Jani Nikula
2025-08-19 12:53 ` [RESEND 12/12] drm/i915: split out vlv_clock.[ch] Jani Nikula
2025-08-19 16:41 ` ✗ CI.checkpatch: warning for drm/i915: vlv clock cleanups (rev2) Patchwork
2025-08-19 16:42 ` ✓ CI.KUnit: success " Patchwork
2025-08-19 16:58 ` ✗ CI.checksparse: warning " Patchwork
2025-08-19 17:46 ` ✓ Xe.CI.BAT: success " Patchwork
2025-08-20 13:02 ` ✗ Xe.CI.Full: failure " Patchwork
2025-09-02 15:01 ` [RESEND 00/12] drm/i915: vlv clock cleanups Michał Grzelak
2025-09-09 13:29 ` Ville Syrjälä
2025-09-10 6:53 ` Jani Nikula [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=138e4a2e2770990e5c367dd8c9d3a76095664d84@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox