[PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check

public inbox for intel-xe@lists.freedesktop.org
 help / color / mirror / Atom feed

* [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
@ 2026-04-07 18:30 Ville Syrjala
  2026-04-07 19:28 ` ✓ CI.KUnit: success for " Patchwork
                   ` (4 more replies)
  0 siblings, 5 replies; 6+ messages in thread
From: Ville Syrjala @ 2026-04-07 18:30 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe, Ankit Nautiyal, Nicolas Frattaroli

From: Ville Syrjälä <ville.syrjala@linux.intel.com>

intel_dp_mode_min_link_bpp_x16() gives us the min bpp for the
DP link before the PCON, however intel_dp_mode_valid_downstream()
is trying to check for sufficient bandwidth on the HDMI FRL link
after the PCON. So the use of intel_dp_mode_min_link_bpp_x16() here
is incorrect.

Presumably even with FRL HDMI still can't go below 8bpc, so we should
just use that to give us the minimum required FRL bandwidth. And this
needs to account for the sink format (for 4:2:0 sub-sampling) since
that is what will be flowing over the HDMI link.

Cc: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Cc: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
 drivers/gpu/drm/i915/display/intel_dp.c | 20 ++++++++++++++------
 1 file changed, 14 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
index 4955bd8b11d7..31e9b2758499 100644
--- a/drivers/gpu/drm/i915/display/intel_dp.c
+++ b/drivers/gpu/drm/i915/display/intel_dp.c
@@ -1317,6 +1317,15 @@ intel_dp_tmds_clock_valid(struct intel_dp *intel_dp,
 	return MODE_OK;
 }
 
+static int frl_required_bw(int clock, int bpc,
+			   enum intel_output_format sink_format)
+{
+	if (sink_format == INTEL_OUTPUT_FORMAT_YCBCR420)
+		clock /= 2;
+
+	return clock * bpc * 3;
+}
+
 static enum drm_mode_status
 intel_dp_mode_valid_downstream(struct intel_connector *connector,
 			       const struct drm_display_mode *mode,
@@ -1327,13 +1336,14 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
 	enum drm_mode_status status;
 	enum intel_output_format sink_format;
 
+	sink_format = intel_dp_sink_format(connector, mode);
+
 	/* If PCON supports FRL MODE, check FRL bandwidth constraints */
 	if (intel_dp->dfp.pcon_max_frl_bw) {
-		int link_bpp_x16 = intel_dp_mode_min_link_bpp_x16(connector, mode);
-		int target_bw;
-		int max_frl_bw;
+		int target_bw, max_frl_bw;
 
-		target_bw = fxp_q4_to_int_roundup(link_bpp_x16) * target_clock;
+		/* Assume 8bpc for the FRL bandwidth check */
+		target_bw = frl_required_bw(target_clock, 8, sink_format);
 
 		max_frl_bw = intel_dp->dfp.pcon_max_frl_bw;
 
@@ -1350,8 +1360,6 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
 	    target_clock > intel_dp->dfp.max_dotclock)
 		return MODE_CLOCK_HIGH;
 
-	sink_format = intel_dp_sink_format(connector, mode);
-
 	/* Assume 8bpc for the DP++/HDMI/DVI TMDS clock check */
 	status = intel_dp_tmds_clock_valid(intel_dp, target_clock,
 					   8, sink_format, true);
-- 
2.52.0


^ permalink raw reply related	[flat|nested] 6+ messages in thread

* ✓ CI.KUnit: success for drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
  2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
@ 2026-04-07 19:28 ` Patchwork
  2026-04-07 20:10 ` ✓ Xe.CI.BAT: " Patchwork
                   ` (3 subsequent siblings)
  4 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-04-07 19:28 UTC (permalink / raw)
  To: Ville Syrjala; +Cc: intel-xe

== Series Details ==

Series: drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
URL   : https://patchwork.freedesktop.org/series/164469/
State : success

== Summary ==

+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[19:26:57] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[19:27:01] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[19:27:33] Starting KUnit Kernel (1/1)...
[19:27:33] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[19:27:33] ================== guc_buf (11 subtests) ===================
[19:27:33] [PASSED] test_smallest
[19:27:33] [PASSED] test_largest
[19:27:33] [PASSED] test_granular
[19:27:33] [PASSED] test_unique
[19:27:33] [PASSED] test_overlap
[19:27:33] [PASSED] test_reusable
[19:27:33] [PASSED] test_too_big
[19:27:33] [PASSED] test_flush
[19:27:33] [PASSED] test_lookup
[19:27:33] [PASSED] test_data
[19:27:33] [PASSED] test_class
[19:27:33] ===================== [PASSED] guc_buf =====================
[19:27:33] =================== guc_dbm (7 subtests) ===================
[19:27:33] [PASSED] test_empty
[19:27:33] [PASSED] test_default
[19:27:33] ======================== test_size  ========================
[19:27:33] [PASSED] 4
[19:27:33] [PASSED] 8
[19:27:33] [PASSED] 32
[19:27:33] [PASSED] 256
[19:27:33] ==================== [PASSED] test_size ====================
[19:27:33] ======================= test_reuse  ========================
[19:27:33] [PASSED] 4
[19:27:33] [PASSED] 8
[19:27:33] [PASSED] 32
[19:27:33] [PASSED] 256
[19:27:33] =================== [PASSED] test_reuse ====================
[19:27:33] =================== test_range_overlap  ====================
[19:27:33] [PASSED] 4
[19:27:33] [PASSED] 8
[19:27:33] [PASSED] 32
[19:27:33] [PASSED] 256
[19:27:33] =============== [PASSED] test_range_overlap ================
[19:27:33] =================== test_range_compact  ====================
[19:27:33] [PASSED] 4
[19:27:33] [PASSED] 8
[19:27:33] [PASSED] 32
[19:27:33] [PASSED] 256
[19:27:33] =============== [PASSED] test_range_compact ================
[19:27:33] ==================== test_range_spare  =====================
[19:27:33] [PASSED] 4
[19:27:33] [PASSED] 8
[19:27:33] [PASSED] 32
[19:27:33] [PASSED] 256
[19:27:33] ================ [PASSED] test_range_spare =================
[19:27:33] ===================== [PASSED] guc_dbm =====================
[19:27:33] =================== guc_idm (6 subtests) ===================
[19:27:33] [PASSED] bad_init
[19:27:33] [PASSED] no_init
[19:27:33] [PASSED] init_fini
[19:27:33] [PASSED] check_used
[19:27:33] [PASSED] check_quota
[19:27:33] [PASSED] check_all
[19:27:33] ===================== [PASSED] guc_idm =====================
[19:27:33] ================== no_relay (3 subtests) ===================
[19:27:33] [PASSED] xe_drops_guc2pf_if_not_ready
[19:27:33] [PASSED] xe_drops_guc2vf_if_not_ready
[19:27:33] [PASSED] xe_rejects_send_if_not_ready
[19:27:33] ==================== [PASSED] no_relay =====================
[19:27:33] ================== pf_relay (14 subtests) ==================
[19:27:33] [PASSED] pf_rejects_guc2pf_too_short
[19:27:33] [PASSED] pf_rejects_guc2pf_too_long
[19:27:33] [PASSED] pf_rejects_guc2pf_no_payload
[19:27:33] [PASSED] pf_fails_no_payload
[19:27:33] [PASSED] pf_fails_bad_origin
[19:27:33] [PASSED] pf_fails_bad_type
[19:27:33] [PASSED] pf_txn_reports_error
[19:27:33] [PASSED] pf_txn_sends_pf2guc
[19:27:33] [PASSED] pf_sends_pf2guc
[19:27:33] [SKIPPED] pf_loopback_nop
[19:27:33] [SKIPPED] pf_loopback_echo
[19:27:33] [SKIPPED] pf_loopback_fail
[19:27:33] [SKIPPED] pf_loopback_busy
[19:27:33] [SKIPPED] pf_loopback_retry
[19:27:33] ==================== [PASSED] pf_relay =====================
[19:27:33] ================== vf_relay (3 subtests) ===================
[19:27:33] [PASSED] vf_rejects_guc2vf_too_short
[19:27:33] [PASSED] vf_rejects_guc2vf_too_long
[19:27:33] [PASSED] vf_rejects_guc2vf_no_payload
[19:27:33] ==================== [PASSED] vf_relay =====================
[19:27:33] ================ pf_gt_config (9 subtests) =================
[19:27:33] [PASSED] fair_contexts_1vf
[19:27:33] [PASSED] fair_doorbells_1vf
[19:27:33] [PASSED] fair_ggtt_1vf
[19:27:33] ====================== fair_vram_1vf  ======================
[19:27:33] [PASSED] 3.50 GiB
[19:27:33] [PASSED] 11.5 GiB
[19:27:33] [PASSED] 15.5 GiB
[19:27:33] [PASSED] 31.5 GiB
[19:27:33] [PASSED] 63.5 GiB
[19:27:33] [PASSED] 1.91 GiB
[19:27:33] ================== [PASSED] fair_vram_1vf ==================
[19:27:33] ================ fair_vram_1vf_admin_only  =================
[19:27:33] [PASSED] 3.50 GiB
[19:27:33] [PASSED] 11.5 GiB
[19:27:33] [PASSED] 15.5 GiB
[19:27:33] [PASSED] 31.5 GiB
[19:27:33] [PASSED] 63.5 GiB
[19:27:33] [PASSED] 1.91 GiB
[19:27:33] ============ [PASSED] fair_vram_1vf_admin_only =============
[19:27:33] ====================== fair_contexts  ======================
[19:27:33] [PASSED] 1 VF
[19:27:33] [PASSED] 2 VFs
[19:27:33] [PASSED] 3 VFs
[19:27:33] [PASSED] 4 VFs
[19:27:33] [PASSED] 5 VFs
[19:27:33] [PASSED] 6 VFs
[19:27:33] [PASSED] 7 VFs
[19:27:33] [PASSED] 8 VFs
[19:27:33] [PASSED] 9 VFs
[19:27:33] [PASSED] 10 VFs
[19:27:33] [PASSED] 11 VFs
[19:27:33] [PASSED] 12 VFs
[19:27:33] [PASSED] 13 VFs
[19:27:33] [PASSED] 14 VFs
[19:27:33] [PASSED] 15 VFs
[19:27:33] [PASSED] 16 VFs
[19:27:33] [PASSED] 17 VFs
[19:27:33] [PASSED] 18 VFs
[19:27:33] [PASSED] 19 VFs
[19:27:33] [PASSED] 20 VFs
[19:27:33] [PASSED] 21 VFs
[19:27:33] [PASSED] 22 VFs
[19:27:33] [PASSED] 23 VFs
[19:27:33] [PASSED] 24 VFs
[19:27:33] [PASSED] 25 VFs
[19:27:33] [PASSED] 26 VFs
[19:27:33] [PASSED] 27 VFs
[19:27:33] [PASSED] 28 VFs
[19:27:33] [PASSED] 29 VFs
[19:27:33] [PASSED] 30 VFs
[19:27:33] [PASSED] 31 VFs
[19:27:33] [PASSED] 32 VFs
[19:27:33] [PASSED] 33 VFs
[19:27:33] [PASSED] 34 VFs
[19:27:33] [PASSED] 35 VFs
[19:27:33] [PASSED] 36 VFs
[19:27:33] [PASSED] 37 VFs
[19:27:33] [PASSED] 38 VFs
[19:27:33] [PASSED] 39 VFs
[19:27:33] [PASSED] 40 VFs
[19:27:33] [PASSED] 41 VFs
[19:27:33] [PASSED] 42 VFs
[19:27:33] [PASSED] 43 VFs
[19:27:33] [PASSED] 44 VFs
[19:27:33] [PASSED] 45 VFs
[19:27:33] [PASSED] 46 VFs
[19:27:33] [PASSED] 47 VFs
[19:27:33] [PASSED] 48 VFs
[19:27:33] [PASSED] 49 VFs
[19:27:33] [PASSED] 50 VFs
[19:27:33] [PASSED] 51 VFs
[19:27:33] [PASSED] 52 VFs
[19:27:33] [PASSED] 53 VFs
[19:27:33] [PASSED] 54 VFs
[19:27:33] [PASSED] 55 VFs
[19:27:33] [PASSED] 56 VFs
[19:27:33] [PASSED] 57 VFs
[19:27:33] [PASSED] 58 VFs
[19:27:33] [PASSED] 59 VFs
[19:27:33] [PASSED] 60 VFs
[19:27:33] [PASSED] 61 VFs
[19:27:33] [PASSED] 62 VFs
[19:27:33] [PASSED] 63 VFs
[19:27:33] ================== [PASSED] fair_contexts ==================
[19:27:33] ===================== fair_doorbells  ======================
[19:27:33] [PASSED] 1 VF
[19:27:33] [PASSED] 2 VFs
[19:27:33] [PASSED] 3 VFs
[19:27:33] [PASSED] 4 VFs
[19:27:33] [PASSED] 5 VFs
[19:27:33] [PASSED] 6 VFs
[19:27:33] [PASSED] 7 VFs
[19:27:33] [PASSED] 8 VFs
[19:27:33] [PASSED] 9 VFs
[19:27:33] [PASSED] 10 VFs
[19:27:33] [PASSED] 11 VFs
[19:27:33] [PASSED] 12 VFs
[19:27:33] [PASSED] 13 VFs
[19:27:33] [PASSED] 14 VFs
[19:27:33] [PASSED] 15 VFs
[19:27:33] [PASSED] 16 VFs
[19:27:33] [PASSED] 17 VFs
[19:27:33] [PASSED] 18 VFs
[19:27:33] [PASSED] 19 VFs
[19:27:33] [PASSED] 20 VFs
[19:27:33] [PASSED] 21 VFs
[19:27:33] [PASSED] 22 VFs
[19:27:33] [PASSED] 23 VFs
[19:27:33] [PASSED] 24 VFs
[19:27:33] [PASSED] 25 VFs
[19:27:33] [PASSED] 26 VFs
[19:27:33] [PASSED] 27 VFs
[19:27:33] [PASSED] 28 VFs
[19:27:33] [PASSED] 29 VFs
[19:27:33] [PASSED] 30 VFs
[19:27:33] [PASSED] 31 VFs
[19:27:33] [PASSED] 32 VFs
[19:27:33] [PASSED] 33 VFs
[19:27:33] [PASSED] 34 VFs
[19:27:33] [PASSED] 35 VFs
[19:27:33] [PASSED] 36 VFs
[19:27:33] [PASSED] 37 VFs
[19:27:33] [PASSED] 38 VFs
[19:27:33] [PASSED] 39 VFs
[19:27:33] [PASSED] 40 VFs
[19:27:33] [PASSED] 41 VFs
[19:27:33] [PASSED] 42 VFs
[19:27:33] [PASSED] 43 VFs
[19:27:33] [PASSED] 44 VFs
[19:27:33] [PASSED] 45 VFs
[19:27:33] [PASSED] 46 VFs
[19:27:33] [PASSED] 47 VFs
[19:27:33] [PASSED] 48 VFs
[19:27:33] [PASSED] 49 VFs
[19:27:33] [PASSED] 50 VFs
[19:27:33] [PASSED] 51 VFs
[19:27:33] [PASSED] 52 VFs
[19:27:33] [PASSED] 53 VFs
[19:27:33] [PASSED] 54 VFs
[19:27:33] [PASSED] 55 VFs
[19:27:33] [PASSED] 56 VFs
[19:27:33] [PASSED] 57 VFs
[19:27:33] [PASSED] 58 VFs
[19:27:33] [PASSED] 59 VFs
[19:27:33] [PASSED] 60 VFs
[19:27:33] [PASSED] 61 VFs
[19:27:33] [PASSED] 62 VFs
[19:27:33] [PASSED] 63 VFs
[19:27:33] ================= [PASSED] fair_doorbells ==================
[19:27:33] ======================== fair_ggtt  ========================
[19:27:33] [PASSED] 1 VF
[19:27:33] [PASSED] 2 VFs
[19:27:33] [PASSED] 3 VFs
[19:27:33] [PASSED] 4 VFs
[19:27:33] [PASSED] 5 VFs
[19:27:33] [PASSED] 6 VFs
[19:27:33] [PASSED] 7 VFs
[19:27:33] [PASSED] 8 VFs
[19:27:33] [PASSED] 9 VFs
[19:27:33] [PASSED] 10 VFs
[19:27:33] [PASSED] 11 VFs
[19:27:33] [PASSED] 12 VFs
[19:27:33] [PASSED] 13 VFs
[19:27:33] [PASSED] 14 VFs
[19:27:33] [PASSED] 15 VFs
[19:27:33] [PASSED] 16 VFs
[19:27:33] [PASSED] 17 VFs
[19:27:33] [PASSED] 18 VFs
[19:27:33] [PASSED] 19 VFs
[19:27:33] [PASSED] 20 VFs
[19:27:33] [PASSED] 21 VFs
[19:27:33] [PASSED] 22 VFs
[19:27:33] [PASSED] 23 VFs
[19:27:33] [PASSED] 24 VFs
[19:27:33] [PASSED] 25 VFs
[19:27:33] [PASSED] 26 VFs
[19:27:33] [PASSED] 27 VFs
[19:27:33] [PASSED] 28 VFs
[19:27:33] [PASSED] 29 VFs
[19:27:33] [PASSED] 30 VFs
[19:27:33] [PASSED] 31 VFs
[19:27:33] [PASSED] 32 VFs
[19:27:33] [PASSED] 33 VFs
[19:27:33] [PASSED] 34 VFs
[19:27:33] [PASSED] 35 VFs
[19:27:33] [PASSED] 36 VFs
[19:27:33] [PASSED] 37 VFs
[19:27:33] [PASSED] 38 VFs
[19:27:33] [PASSED] 39 VFs
[19:27:33] [PASSED] 40 VFs
[19:27:33] [PASSED] 41 VFs
[19:27:33] [PASSED] 42 VFs
[19:27:33] [PASSED] 43 VFs
[19:27:33] [PASSED] 44 VFs
[19:27:33] [PASSED] 45 VFs
[19:27:33] [PASSED] 46 VFs
[19:27:33] [PASSED] 47 VFs
[19:27:33] [PASSED] 48 VFs
[19:27:33] [PASSED] 49 VFs
[19:27:33] [PASSED] 50 VFs
[19:27:33] [PASSED] 51 VFs
[19:27:33] [PASSED] 52 VFs
[19:27:33] [PASSED] 53 VFs
[19:27:33] [PASSED] 54 VFs
[19:27:33] [PASSED] 55 VFs
[19:27:33] [PASSED] 56 VFs
[19:27:33] [PASSED] 57 VFs
[19:27:33] [PASSED] 58 VFs
[19:27:33] [PASSED] 59 VFs
[19:27:33] [PASSED] 60 VFs
[19:27:33] [PASSED] 61 VFs
[19:27:33] [PASSED] 62 VFs
[19:27:33] [PASSED] 63 VFs
[19:27:33] ==================== [PASSED] fair_ggtt ====================
[19:27:33] ======================== fair_vram  ========================
[19:27:33] [PASSED] 1 VF
[19:27:33] [PASSED] 2 VFs
[19:27:33] [PASSED] 3 VFs
[19:27:33] [PASSED] 4 VFs
[19:27:33] [PASSED] 5 VFs
[19:27:33] [PASSED] 6 VFs
[19:27:33] [PASSED] 7 VFs
[19:27:33] [PASSED] 8 VFs
[19:27:33] [PASSED] 9 VFs
[19:27:33] [PASSED] 10 VFs
[19:27:33] [PASSED] 11 VFs
[19:27:33] [PASSED] 12 VFs
[19:27:33] [PASSED] 13 VFs
[19:27:33] [PASSED] 14 VFs
[19:27:33] [PASSED] 15 VFs
[19:27:33] [PASSED] 16 VFs
[19:27:33] [PASSED] 17 VFs
[19:27:33] [PASSED] 18 VFs
[19:27:33] [PASSED] 19 VFs
[19:27:33] [PASSED] 20 VFs
[19:27:33] [PASSED] 21 VFs
[19:27:33] [PASSED] 22 VFs
[19:27:33] [PASSED] 23 VFs
[19:27:33] [PASSED] 24 VFs
[19:27:33] [PASSED] 25 VFs
[19:27:33] [PASSED] 26 VFs
[19:27:33] [PASSED] 27 VFs
[19:27:33] [PASSED] 28 VFs
[19:27:33] [PASSED] 29 VFs
[19:27:33] [PASSED] 30 VFs
[19:27:33] [PASSED] 31 VFs
[19:27:33] [PASSED] 32 VFs
[19:27:33] [PASSED] 33 VFs
[19:27:33] [PASSED] 34 VFs
[19:27:33] [PASSED] 35 VFs
[19:27:33] [PASSED] 36 VFs
[19:27:33] [PASSED] 37 VFs
[19:27:33] [PASSED] 38 VFs
[19:27:33] [PASSED] 39 VFs
[19:27:33] [PASSED] 40 VFs
[19:27:33] [PASSED] 41 VFs
[19:27:33] [PASSED] 42 VFs
[19:27:33] [PASSED] 43 VFs
[19:27:33] [PASSED] 44 VFs
[19:27:33] [PASSED] 45 VFs
[19:27:33] [PASSED] 46 VFs
[19:27:33] [PASSED] 47 VFs
[19:27:33] [PASSED] 48 VFs
[19:27:33] [PASSED] 49 VFs
[19:27:33] [PASSED] 50 VFs
[19:27:33] [PASSED] 51 VFs
[19:27:33] [PASSED] 52 VFs
[19:27:33] [PASSED] 53 VFs
[19:27:33] [PASSED] 54 VFs
[19:27:33] [PASSED] 55 VFs
[19:27:33] [PASSED] 56 VFs
[19:27:33] [PASSED] 57 VFs
[19:27:33] [PASSED] 58 VFs
[19:27:33] [PASSED] 59 VFs
[19:27:33] [PASSED] 60 VFs
[19:27:33] [PASSED] 61 VFs
[19:27:33] [PASSED] 62 VFs
[19:27:33] [PASSED] 63 VFs
[19:27:33] ==================== [PASSED] fair_vram ====================
[19:27:33] ================== [PASSED] pf_gt_config ===================
[19:27:33] ===================== lmtt (1 subtest) =====================
[19:27:33] ======================== test_ops  =========================
[19:27:33] [PASSED] 2-level
[19:27:33] [PASSED] multi-level
[19:27:33] ==================== [PASSED] test_ops =====================
[19:27:33] ====================== [PASSED] lmtt =======================
[19:27:33] ================= pf_service (11 subtests) =================
[19:27:33] [PASSED] pf_negotiate_any
[19:27:33] [PASSED] pf_negotiate_base_match
[19:27:33] [PASSED] pf_negotiate_base_newer
[19:27:33] [PASSED] pf_negotiate_base_next
[19:27:33] [SKIPPED] pf_negotiate_base_older
[19:27:33] [PASSED] pf_negotiate_base_prev
[19:27:33] [PASSED] pf_negotiate_latest_match
[19:27:33] [PASSED] pf_negotiate_latest_newer
[19:27:33] [PASSED] pf_negotiate_latest_next
[19:27:33] [SKIPPED] pf_negotiate_latest_older
[19:27:33] [SKIPPED] pf_negotiate_latest_prev
[19:27:33] =================== [PASSED] pf_service ====================
[19:27:33] ================= xe_guc_g2g (2 subtests) ==================
[19:27:33] ============== xe_live_guc_g2g_kunit_default  ==============
[19:27:33] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[19:27:33] ============== xe_live_guc_g2g_kunit_allmem  ===============
[19:27:33] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[19:27:33] =================== [SKIPPED] xe_guc_g2g ===================
[19:27:33] =================== xe_mocs (2 subtests) ===================
[19:27:33] ================ xe_live_mocs_kernel_kunit  ================
[19:27:33] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[19:27:33] ================ xe_live_mocs_reset_kunit  =================
[19:27:33] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[19:27:33] ==================== [SKIPPED] xe_mocs =====================
[19:27:33] ================= xe_migrate (2 subtests) ==================
[19:27:33] ================= xe_migrate_sanity_kunit  =================
[19:27:33] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[19:27:33] ================== xe_validate_ccs_kunit  ==================
[19:27:33] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[19:27:33] =================== [SKIPPED] xe_migrate ===================
[19:27:33] ================== xe_dma_buf (1 subtest) ==================
[19:27:33] ==================== xe_dma_buf_kunit  =====================
[19:27:33] ================ [SKIPPED] xe_dma_buf_kunit ================
[19:27:33] =================== [SKIPPED] xe_dma_buf ===================
[19:27:33] ================= xe_bo_shrink (1 subtest) =================
[19:27:33] =================== xe_bo_shrink_kunit  ====================
[19:27:33] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[19:27:33] ================== [SKIPPED] xe_bo_shrink ==================
[19:27:33] ==================== xe_bo (2 subtests) ====================
[19:27:33] ================== xe_ccs_migrate_kunit  ===================
[19:27:33] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[19:27:33] ==================== xe_bo_evict_kunit  ====================
[19:27:33] =============== [SKIPPED] xe_bo_evict_kunit ================
[19:27:33] ===================== [SKIPPED] xe_bo ======================
[19:27:33] ==================== args (13 subtests) ====================
[19:27:33] [PASSED] count_args_test
[19:27:33] [PASSED] call_args_example
[19:27:33] [PASSED] call_args_test
[19:27:33] [PASSED] drop_first_arg_example
[19:27:33] [PASSED] drop_first_arg_test
[19:27:33] [PASSED] first_arg_example
[19:27:33] [PASSED] first_arg_test
[19:27:33] [PASSED] last_arg_example
[19:27:33] [PASSED] last_arg_test
[19:27:33] [PASSED] pick_arg_example
[19:27:33] [PASSED] if_args_example
[19:27:33] [PASSED] if_args_test
[19:27:33] [PASSED] sep_comma_example
[19:27:33] ====================== [PASSED] args =======================
[19:27:33] =================== xe_pci (3 subtests) ====================
[19:27:33] ==================== check_graphics_ip  ====================
[19:27:33] [PASSED] 12.00 Xe_LP
[19:27:33] [PASSED] 12.10 Xe_LP+
[19:27:33] [PASSED] 12.55 Xe_HPG
[19:27:33] [PASSED] 12.60 Xe_HPC
[19:27:33] [PASSED] 12.70 Xe_LPG
[19:27:33] [PASSED] 12.71 Xe_LPG
[19:27:33] [PASSED] 12.74 Xe_LPG+
[19:27:33] [PASSED] 20.01 Xe2_HPG
[19:27:33] [PASSED] 20.02 Xe2_HPG
[19:27:33] [PASSED] 20.04 Xe2_LPG
[19:27:33] [PASSED] 30.00 Xe3_LPG
[19:27:33] [PASSED] 30.01 Xe3_LPG
[19:27:33] [PASSED] 30.03 Xe3_LPG
[19:27:33] [PASSED] 30.04 Xe3_LPG
[19:27:33] [PASSED] 30.05 Xe3_LPG
[19:27:33] [PASSED] 35.10 Xe3p_LPG
[19:27:33] [PASSED] 35.11 Xe3p_XPC
[19:27:33] ================ [PASSED] check_graphics_ip ================
[19:27:33] ===================== check_media_ip  ======================
[19:27:33] [PASSED] 12.00 Xe_M
[19:27:33] [PASSED] 12.55 Xe_HPM
[19:27:33] [PASSED] 13.00 Xe_LPM+
[19:27:33] [PASSED] 13.01 Xe2_HPM
[19:27:33] [PASSED] 20.00 Xe2_LPM
[19:27:33] [PASSED] 30.00 Xe3_LPM
[19:27:33] [PASSED] 30.02 Xe3_LPM
[19:27:33] [PASSED] 35.00 Xe3p_LPM
[19:27:33] [PASSED] 35.03 Xe3p_HPM
[19:27:33] ================= [PASSED] check_media_ip ==================
[19:27:33] =================== check_platform_desc  ===================
[19:27:33] [PASSED] 0x9A60 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A68 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A70 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A40 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A49 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A59 (TIGERLAKE)
[19:27:33] [PASSED] 0x9A78 (TIGERLAKE)
[19:27:33] [PASSED] 0x9AC0 (TIGERLAKE)
[19:27:33] [PASSED] 0x9AC9 (TIGERLAKE)
[19:27:33] [PASSED] 0x9AD9 (TIGERLAKE)
[19:27:33] [PASSED] 0x9AF8 (TIGERLAKE)
[19:27:33] [PASSED] 0x4C80 (ROCKETLAKE)
[19:27:33] [PASSED] 0x4C8A (ROCKETLAKE)
[19:27:33] [PASSED] 0x4C8B (ROCKETLAKE)
[19:27:33] [PASSED] 0x4C8C (ROCKETLAKE)
[19:27:33] [PASSED] 0x4C90 (ROCKETLAKE)
[19:27:33] [PASSED] 0x4C9A (ROCKETLAKE)
[19:27:33] [PASSED] 0x4680 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4682 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4688 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x468A (ALDERLAKE_S)
[19:27:33] [PASSED] 0x468B (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4690 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4692 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4693 (ALDERLAKE_S)
[19:27:33] [PASSED] 0x46A0 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46A1 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46A2 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46A3 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46A6 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46A8 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46AA (ALDERLAKE_P)
[19:27:33] [PASSED] 0x462A (ALDERLAKE_P)
[19:27:33] [PASSED] 0x4626 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x4628 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46B0 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46B1 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46B2 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46B3 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46C0 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46C1 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46C2 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46C3 (ALDERLAKE_P)
[19:27:33] [PASSED] 0x46D0 (ALDERLAKE_N)
[19:27:33] [PASSED] 0x46D1 (ALDERLAKE_N)
[19:27:33] [PASSED] 0x46D2 (ALDERLAKE_N)
[19:27:33] [PASSED] 0x46D3 (ALDERLAKE_N)
[19:27:33] [PASSED] 0x46D4 (ALDERLAKE_N)
[19:27:33] [PASSED] 0xA721 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7A1 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7A9 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7AC (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7AD (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA720 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7A0 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7A8 (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7AA (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA7AB (ALDERLAKE_P)
[19:27:33] [PASSED] 0xA780 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA781 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA782 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA783 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA788 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA789 (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA78A (ALDERLAKE_S)
[19:27:33] [PASSED] 0xA78B (ALDERLAKE_S)
[19:27:33] [PASSED] 0x4905 (DG1)
[19:27:33] [PASSED] 0x4906 (DG1)
[19:27:33] [PASSED] 0x4907 (DG1)
[19:27:33] [PASSED] 0x4908 (DG1)
[19:27:33] [PASSED] 0x4909 (DG1)
[19:27:33] [PASSED] 0x56C0 (DG2)
[19:27:33] [PASSED] 0x56C2 (DG2)
[19:27:33] [PASSED] 0x56C1 (DG2)
[19:27:33] [PASSED] 0x7D51 (METEORLAKE)
[19:27:33] [PASSED] 0x7DD1 (METEORLAKE)
[19:27:33] [PASSED] 0x7D41 (METEORLAKE)
[19:27:33] [PASSED] 0x7D67 (METEORLAKE)
[19:27:33] [PASSED] 0xB640 (METEORLAKE)
[19:27:33] [PASSED] 0x56A0 (DG2)
[19:27:33] [PASSED] 0x56A1 (DG2)
[19:27:33] [PASSED] 0x56A2 (DG2)
[19:27:33] [PASSED] 0x56BE (DG2)
[19:27:33] [PASSED] 0x56BF (DG2)
[19:27:33] [PASSED] 0x5690 (DG2)
[19:27:33] [PASSED] 0x5691 (DG2)
[19:27:33] [PASSED] 0x5692 (DG2)
[19:27:33] [PASSED] 0x56A5 (DG2)
[19:27:33] [PASSED] 0x56A6 (DG2)
[19:27:33] [PASSED] 0x56B0 (DG2)
[19:27:33] [PASSED] 0x56B1 (DG2)
[19:27:33] [PASSED] 0x56BA (DG2)
[19:27:33] [PASSED] 0x56BB (DG2)
[19:27:33] [PASSED] 0x56BC (DG2)
[19:27:33] [PASSED] 0x56BD (DG2)
[19:27:33] [PASSED] 0x5693 (DG2)
[19:27:33] [PASSED] 0x5694 (DG2)
[19:27:33] [PASSED] 0x5695 (DG2)
[19:27:33] [PASSED] 0x56A3 (DG2)
[19:27:33] [PASSED] 0x56A4 (DG2)
[19:27:33] [PASSED] 0x56B2 (DG2)
[19:27:33] [PASSED] 0x56B3 (DG2)
[19:27:33] [PASSED] 0x5696 (DG2)
[19:27:33] [PASSED] 0x5697 (DG2)
[19:27:33] [PASSED] 0xB69 (PVC)
[19:27:33] [PASSED] 0xB6E (PVC)
[19:27:33] [PASSED] 0xBD4 (PVC)
[19:27:33] [PASSED] 0xBD5 (PVC)
[19:27:33] [PASSED] 0xBD6 (PVC)
[19:27:33] [PASSED] 0xBD7 (PVC)
[19:27:33] [PASSED] 0xBD8 (PVC)
[19:27:33] [PASSED] 0xBD9 (PVC)
[19:27:33] [PASSED] 0xBDA (PVC)
[19:27:33] [PASSED] 0xBDB (PVC)
[19:27:33] [PASSED] 0xBE0 (PVC)
[19:27:33] [PASSED] 0xBE1 (PVC)
[19:27:33] [PASSED] 0xBE5 (PVC)
[19:27:33] [PASSED] 0x7D40 (METEORLAKE)
[19:27:33] [PASSED] 0x7D45 (METEORLAKE)
[19:27:33] [PASSED] 0x7D55 (METEORLAKE)
[19:27:33] [PASSED] 0x7D60 (METEORLAKE)
[19:27:33] [PASSED] 0x7DD5 (METEORLAKE)
[19:27:33] [PASSED] 0x6420 (LUNARLAKE)
[19:27:33] [PASSED] 0x64A0 (LUNARLAKE)
[19:27:33] [PASSED] 0x64B0 (LUNARLAKE)
[19:27:33] [PASSED] 0xE202 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE209 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE20B (BATTLEMAGE)
[19:27:33] [PASSED] 0xE20C (BATTLEMAGE)
[19:27:33] [PASSED] 0xE20D (BATTLEMAGE)
[19:27:33] [PASSED] 0xE210 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE211 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE212 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE216 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE220 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE221 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE222 (BATTLEMAGE)
[19:27:33] [PASSED] 0xE223 (BATTLEMAGE)
[19:27:33] [PASSED] 0xB080 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB081 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB082 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB083 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB084 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB085 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB086 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB087 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB08F (PANTHERLAKE)
[19:27:33] [PASSED] 0xB090 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB0A0 (PANTHERLAKE)
[19:27:33] [PASSED] 0xB0B0 (PANTHERLAKE)
[19:27:33] [PASSED] 0xFD80 (PANTHERLAKE)
[19:27:33] [PASSED] 0xFD81 (PANTHERLAKE)
[19:27:33] [PASSED] 0xD740 (NOVALAKE_S)
[19:27:33] [PASSED] 0xD741 (NOVALAKE_S)
[19:27:33] [PASSED] 0xD742 (NOVALAKE_S)
[19:27:33] [PASSED] 0xD743 (NOVALAKE_S)
[19:27:33] [PASSED] 0xD744 (NOVALAKE_S)
[19:27:33] [PASSED] 0xD745 (NOVALAKE_S)
[19:27:33] [PASSED] 0x674C (CRESCENTISLAND)
[19:27:33] [PASSED] 0xD750 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD751 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD752 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD753 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD754 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD755 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD756 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD757 (NOVALAKE_P)
[19:27:33] [PASSED] 0xD75F (NOVALAKE_P)
[19:27:33] =============== [PASSED] check_platform_desc ===============
[19:27:33] ===================== [PASSED] xe_pci ======================
[19:27:33] =================== xe_rtp (2 subtests) ====================
[19:27:33] =============== xe_rtp_process_to_sr_tests  ================
[19:27:33] [PASSED] coalesce-same-reg
[19:27:33] [PASSED] no-match-no-add
[19:27:33] [PASSED] match-or
[19:27:33] [PASSED] match-or-xfail
[19:27:33] [PASSED] no-match-no-add-multiple-rules
[19:27:33] [PASSED] two-regs-two-entries
[19:27:33] [PASSED] clr-one-set-other
[19:27:33] [PASSED] set-field
[19:27:33] [PASSED] conflict-duplicate
stty: 'standard input': Inappropriate ioctl for device
[19:27:33] [PASSED] conflict-not-disjoint
[19:27:33] [PASSED] conflict-reg-type
[19:27:33] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[19:27:33] ================== xe_rtp_process_tests  ===================
[19:27:33] [PASSED] active1
[19:27:33] [PASSED] active2
[19:27:33] [PASSED] active-inactive
[19:27:33] [PASSED] inactive-active
[19:27:33] [PASSED] inactive-1st_or_active-inactive
[19:27:33] [PASSED] inactive-2nd_or_active-inactive
[19:27:33] [PASSED] inactive-last_or_active-inactive
[19:27:33] [PASSED] inactive-no_or_active-inactive
[19:27:33] ============== [PASSED] xe_rtp_process_tests ===============
[19:27:33] ===================== [PASSED] xe_rtp ======================
[19:27:33] ==================== xe_wa (1 subtest) =====================
[19:27:33] ======================== xe_wa_gt  =========================
[19:27:33] [PASSED] TIGERLAKE B0
[19:27:33] [PASSED] DG1 A0
[19:27:33] [PASSED] DG1 B0
[19:27:33] [PASSED] ALDERLAKE_S A0
[19:27:33] [PASSED] ALDERLAKE_S B0
[19:27:33] [PASSED] ALDERLAKE_S C0
[19:27:33] [PASSED] ALDERLAKE_S D0
[19:27:33] [PASSED] ALDERLAKE_P A0
[19:27:33] [PASSED] ALDERLAKE_P B0
[19:27:33] [PASSED] ALDERLAKE_P C0
[19:27:33] [PASSED] ALDERLAKE_S RPLS D0
[19:27:33] [PASSED] ALDERLAKE_P RPLU E0
[19:27:33] [PASSED] DG2 G10 C0
[19:27:33] [PASSED] DG2 G11 B1
[19:27:33] [PASSED] DG2 G12 A1
[19:27:33] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[19:27:33] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[19:27:33] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[19:27:33] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[19:27:33] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[19:27:33] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[19:27:33] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[19:27:33] ==================== [PASSED] xe_wa_gt =====================
[19:27:33] ====================== [PASSED] xe_wa ======================
[19:27:33] ============================================================
[19:27:33] Testing complete. Ran 597 tests: passed: 579, skipped: 18
[19:27:33] Elapsed time: 36.225s total, 4.224s configuring, 31.384s building, 0.586s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[19:27:34] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[19:27:35] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[19:28:00] Starting KUnit Kernel (1/1)...
[19:28:00] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[19:28:00] ============ drm_test_pick_cmdline (2 subtests) ============
[19:28:00] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[19:28:00] =============== drm_test_pick_cmdline_named  ===============
[19:28:00] [PASSED] NTSC
[19:28:00] [PASSED] NTSC-J
[19:28:00] [PASSED] PAL
[19:28:00] [PASSED] PAL-M
[19:28:00] =========== [PASSED] drm_test_pick_cmdline_named ===========
[19:28:00] ============== [PASSED] drm_test_pick_cmdline ==============
[19:28:00] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[19:28:00] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[19:28:00] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[19:28:00] =========== drm_validate_clone_mode (2 subtests) ===========
[19:28:00] ============== drm_test_check_in_clone_mode  ===============
[19:28:00] [PASSED] in_clone_mode
[19:28:00] [PASSED] not_in_clone_mode
[19:28:00] ========== [PASSED] drm_test_check_in_clone_mode ===========
[19:28:00] =============== drm_test_check_valid_clones  ===============
[19:28:00] [PASSED] not_in_clone_mode
[19:28:00] [PASSED] valid_clone
[19:28:00] [PASSED] invalid_clone
[19:28:00] =========== [PASSED] drm_test_check_valid_clones ===========
[19:28:00] ============= [PASSED] drm_validate_clone_mode =============
[19:28:00] ============= drm_validate_modeset (1 subtest) =============
[19:28:00] [PASSED] drm_test_check_connector_changed_modeset
[19:28:00] ============== [PASSED] drm_validate_modeset ===============
[19:28:00] ====== drm_test_bridge_get_current_state (2 subtests) ======
[19:28:00] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[19:28:00] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[19:28:00] ======== [PASSED] drm_test_bridge_get_current_state ========
[19:28:00] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[19:28:00] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[19:28:00] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[19:28:00] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[19:28:00] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[19:28:00] ============== drm_bridge_alloc (2 subtests) ===============
[19:28:00] [PASSED] drm_test_drm_bridge_alloc_basic
[19:28:00] [PASSED] drm_test_drm_bridge_alloc_get_put
[19:28:00] ================ [PASSED] drm_bridge_alloc =================
[19:28:00] ============= drm_cmdline_parser (40 subtests) =============
[19:28:00] [PASSED] drm_test_cmdline_force_d_only
[19:28:00] [PASSED] drm_test_cmdline_force_D_only_dvi
[19:28:00] [PASSED] drm_test_cmdline_force_D_only_hdmi
[19:28:00] [PASSED] drm_test_cmdline_force_D_only_not_digital
[19:28:00] [PASSED] drm_test_cmdline_force_e_only
[19:28:00] [PASSED] drm_test_cmdline_res
[19:28:00] [PASSED] drm_test_cmdline_res_vesa
[19:28:00] [PASSED] drm_test_cmdline_res_vesa_rblank
[19:28:00] [PASSED] drm_test_cmdline_res_rblank
[19:28:00] [PASSED] drm_test_cmdline_res_bpp
[19:28:00] [PASSED] drm_test_cmdline_res_refresh
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[19:28:00] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[19:28:00] [PASSED] drm_test_cmdline_res_margins_force_on
[19:28:00] [PASSED] drm_test_cmdline_res_vesa_margins
[19:28:00] [PASSED] drm_test_cmdline_name
[19:28:00] [PASSED] drm_test_cmdline_name_bpp
[19:28:00] [PASSED] drm_test_cmdline_name_option
[19:28:00] [PASSED] drm_test_cmdline_name_bpp_option
[19:28:00] [PASSED] drm_test_cmdline_rotate_0
[19:28:00] [PASSED] drm_test_cmdline_rotate_90
[19:28:00] [PASSED] drm_test_cmdline_rotate_180
[19:28:00] [PASSED] drm_test_cmdline_rotate_270
[19:28:00] [PASSED] drm_test_cmdline_hmirror
[19:28:00] [PASSED] drm_test_cmdline_vmirror
[19:28:00] [PASSED] drm_test_cmdline_margin_options
[19:28:00] [PASSED] drm_test_cmdline_multiple_options
[19:28:00] [PASSED] drm_test_cmdline_bpp_extra_and_option
[19:28:00] [PASSED] drm_test_cmdline_extra_and_option
[19:28:00] [PASSED] drm_test_cmdline_freestanding_options
[19:28:00] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[19:28:00] [PASSED] drm_test_cmdline_panel_orientation
[19:28:00] ================ drm_test_cmdline_invalid  =================
[19:28:00] [PASSED] margin_only
[19:28:00] [PASSED] interlace_only
[19:28:00] [PASSED] res_missing_x
[19:28:00] [PASSED] res_missing_y
[19:28:00] [PASSED] res_bad_y
[19:28:00] [PASSED] res_missing_y_bpp
[19:28:00] [PASSED] res_bad_bpp
[19:28:00] [PASSED] res_bad_refresh
[19:28:00] [PASSED] res_bpp_refresh_force_on_off
[19:28:00] [PASSED] res_invalid_mode
[19:28:00] [PASSED] res_bpp_wrong_place_mode
[19:28:00] [PASSED] name_bpp_refresh
[19:28:00] [PASSED] name_refresh
[19:28:00] [PASSED] name_refresh_wrong_mode
[19:28:00] [PASSED] name_refresh_invalid_mode
[19:28:00] [PASSED] rotate_multiple
[19:28:00] [PASSED] rotate_invalid_val
[19:28:00] [PASSED] rotate_truncated
[19:28:00] [PASSED] invalid_option
[19:28:00] [PASSED] invalid_tv_option
[19:28:00] [PASSED] truncated_tv_option
[19:28:00] ============ [PASSED] drm_test_cmdline_invalid =============
[19:28:00] =============== drm_test_cmdline_tv_options  ===============
[19:28:00] [PASSED] NTSC
[19:28:00] [PASSED] NTSC_443
[19:28:00] [PASSED] NTSC_J
[19:28:00] [PASSED] PAL
[19:28:00] [PASSED] PAL_M
[19:28:00] [PASSED] PAL_N
[19:28:00] [PASSED] SECAM
[19:28:00] [PASSED] MONO_525
[19:28:00] [PASSED] MONO_625
[19:28:00] =========== [PASSED] drm_test_cmdline_tv_options ===========
[19:28:00] =============== [PASSED] drm_cmdline_parser ================
[19:28:00] ========== drmm_connector_hdmi_init (20 subtests) ==========
[19:28:00] [PASSED] drm_test_connector_hdmi_init_valid
[19:28:00] [PASSED] drm_test_connector_hdmi_init_bpc_8
[19:28:00] [PASSED] drm_test_connector_hdmi_init_bpc_10
[19:28:00] [PASSED] drm_test_connector_hdmi_init_bpc_12
[19:28:00] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[19:28:00] [PASSED] drm_test_connector_hdmi_init_bpc_null
[19:28:00] [PASSED] drm_test_connector_hdmi_init_formats_empty
[19:28:00] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[19:28:00] === drm_test_connector_hdmi_init_formats_yuv420_allowed  ===
[19:28:00] [PASSED] supported_formats=0x9 yuv420_allowed=1
[19:28:00] [PASSED] supported_formats=0x9 yuv420_allowed=0
[19:28:00] [PASSED] supported_formats=0x5 yuv420_allowed=1
[19:28:00] [PASSED] supported_formats=0x5 yuv420_allowed=0
[19:28:00] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[19:28:00] [PASSED] drm_test_connector_hdmi_init_null_ddc
[19:28:00] [PASSED] drm_test_connector_hdmi_init_null_product
[19:28:00] [PASSED] drm_test_connector_hdmi_init_null_vendor
[19:28:00] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[19:28:00] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[19:28:00] [PASSED] drm_test_connector_hdmi_init_product_valid
[19:28:00] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[19:28:00] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[19:28:00] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[19:28:00] ========= drm_test_connector_hdmi_init_type_valid  =========
[19:28:00] [PASSED] HDMI-A
[19:28:00] [PASSED] HDMI-B
[19:28:00] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[19:28:00] ======== drm_test_connector_hdmi_init_type_invalid  ========
[19:28:00] [PASSED] Unknown
[19:28:00] [PASSED] VGA
[19:28:00] [PASSED] DVI-I
[19:28:00] [PASSED] DVI-D
[19:28:00] [PASSED] DVI-A
[19:28:00] [PASSED] Composite
[19:28:00] [PASSED] SVIDEO
[19:28:00] [PASSED] LVDS
[19:28:00] [PASSED] Component
[19:28:00] [PASSED] DIN
[19:28:00] [PASSED] DP
[19:28:00] [PASSED] TV
[19:28:00] [PASSED] eDP
[19:28:00] [PASSED] Virtual
[19:28:00] [PASSED] DSI
[19:28:00] [PASSED] DPI
[19:28:00] [PASSED] Writeback
[19:28:00] [PASSED] SPI
[19:28:00] [PASSED] USB
[19:28:00] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[19:28:00] ============ [PASSED] drmm_connector_hdmi_init =============
[19:28:00] ============= drmm_connector_init (3 subtests) =============
[19:28:00] [PASSED] drm_test_drmm_connector_init
[19:28:00] [PASSED] drm_test_drmm_connector_init_null_ddc
[19:28:00] ========= drm_test_drmm_connector_init_type_valid  =========
[19:28:00] [PASSED] Unknown
[19:28:00] [PASSED] VGA
[19:28:00] [PASSED] DVI-I
[19:28:00] [PASSED] DVI-D
[19:28:00] [PASSED] DVI-A
[19:28:00] [PASSED] Composite
[19:28:00] [PASSED] SVIDEO
[19:28:00] [PASSED] LVDS
[19:28:00] [PASSED] Component
[19:28:00] [PASSED] DIN
[19:28:00] [PASSED] DP
[19:28:00] [PASSED] HDMI-A
[19:28:00] [PASSED] HDMI-B
[19:28:00] [PASSED] TV
[19:28:00] [PASSED] eDP
[19:28:00] [PASSED] Virtual
[19:28:00] [PASSED] DSI
[19:28:00] [PASSED] DPI
[19:28:00] [PASSED] Writeback
[19:28:00] [PASSED] SPI
[19:28:00] [PASSED] USB
[19:28:00] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[19:28:00] =============== [PASSED] drmm_connector_init ===============
[19:28:00] ========= drm_connector_dynamic_init (6 subtests) ==========
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_init
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_init_properties
[19:28:00] ===== drm_test_drm_connector_dynamic_init_type_valid  ======
[19:28:00] [PASSED] Unknown
[19:28:00] [PASSED] VGA
[19:28:00] [PASSED] DVI-I
[19:28:00] [PASSED] DVI-D
[19:28:00] [PASSED] DVI-A
[19:28:00] [PASSED] Composite
[19:28:00] [PASSED] SVIDEO
[19:28:00] [PASSED] LVDS
[19:28:00] [PASSED] Component
[19:28:00] [PASSED] DIN
[19:28:00] [PASSED] DP
[19:28:00] [PASSED] HDMI-A
[19:28:00] [PASSED] HDMI-B
[19:28:00] [PASSED] TV
[19:28:00] [PASSED] eDP
[19:28:00] [PASSED] Virtual
[19:28:00] [PASSED] DSI
[19:28:00] [PASSED] DPI
[19:28:00] [PASSED] Writeback
[19:28:00] [PASSED] SPI
[19:28:00] [PASSED] USB
[19:28:00] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[19:28:00] ======== drm_test_drm_connector_dynamic_init_name  =========
[19:28:00] [PASSED] Unknown
[19:28:00] [PASSED] VGA
[19:28:00] [PASSED] DVI-I
[19:28:00] [PASSED] DVI-D
[19:28:00] [PASSED] DVI-A
[19:28:00] [PASSED] Composite
[19:28:00] [PASSED] SVIDEO
[19:28:00] [PASSED] LVDS
[19:28:00] [PASSED] Component
[19:28:00] [PASSED] DIN
[19:28:00] [PASSED] DP
[19:28:00] [PASSED] HDMI-A
[19:28:00] [PASSED] HDMI-B
[19:28:00] [PASSED] TV
[19:28:00] [PASSED] eDP
[19:28:00] [PASSED] Virtual
[19:28:00] [PASSED] DSI
[19:28:00] [PASSED] DPI
[19:28:00] [PASSED] Writeback
[19:28:00] [PASSED] SPI
[19:28:00] [PASSED] USB
[19:28:00] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[19:28:00] =========== [PASSED] drm_connector_dynamic_init ============
[19:28:00] ==== drm_connector_dynamic_register_early (4 subtests) =====
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[19:28:00] ====== [PASSED] drm_connector_dynamic_register_early =======
[19:28:00] ======= drm_connector_dynamic_register (7 subtests) ========
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[19:28:00] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[19:28:00] ========= [PASSED] drm_connector_dynamic_register ==========
[19:28:00] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[19:28:00] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[19:28:00] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[19:28:00] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[19:28:00] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[19:28:00] ========== drm_test_get_tv_mode_from_name_valid  ===========
[19:28:00] [PASSED] NTSC
[19:28:00] [PASSED] NTSC-443
[19:28:00] [PASSED] NTSC-J
[19:28:00] [PASSED] PAL
[19:28:00] [PASSED] PAL-M
[19:28:00] [PASSED] PAL-N
[19:28:00] [PASSED] SECAM
[19:28:00] [PASSED] Mono
[19:28:00] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[19:28:00] [PASSED] drm_test_get_tv_mode_from_name_truncated
[19:28:00] ============ [PASSED] drm_get_tv_mode_from_name ============
[19:28:00] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[19:28:00] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[19:28:00] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid  =
[19:28:00] [PASSED] VIC 96
[19:28:00] [PASSED] VIC 97
[19:28:00] [PASSED] VIC 101
[19:28:00] [PASSED] VIC 102
[19:28:00] [PASSED] VIC 106
[19:28:00] [PASSED] VIC 107
[19:28:00] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[19:28:00] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[19:28:00] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[19:28:00] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[19:28:00] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[19:28:00] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[19:28:00] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[19:28:00] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[19:28:00] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name  ====
[19:28:00] [PASSED] Automatic
[19:28:00] [PASSED] Full
[19:28:00] [PASSED] Limited 16:235
[19:28:00] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[19:28:00] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[19:28:00] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[19:28:00] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[19:28:00] === drm_test_drm_hdmi_connector_get_output_format_name  ====
[19:28:00] [PASSED] RGB
[19:28:00] [PASSED] YUV 4:2:0
[19:28:00] [PASSED] YUV 4:2:2
[19:28:00] [PASSED] YUV 4:4:4
[19:28:00] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[19:28:00] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[19:28:00] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[19:28:00] ============= drm_damage_helper (21 subtests) ==============
[19:28:00] [PASSED] drm_test_damage_iter_no_damage
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_src_moved
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_not_visible
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[19:28:00] [PASSED] drm_test_damage_iter_no_damage_no_fb
[19:28:00] [PASSED] drm_test_damage_iter_simple_damage
[19:28:00] [PASSED] drm_test_damage_iter_single_damage
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_outside_src
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_src_moved
[19:28:00] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[19:28:00] [PASSED] drm_test_damage_iter_damage
[19:28:00] [PASSED] drm_test_damage_iter_damage_one_intersect
[19:28:00] [PASSED] drm_test_damage_iter_damage_one_outside
[19:28:00] [PASSED] drm_test_damage_iter_damage_src_moved
[19:28:00] [PASSED] drm_test_damage_iter_damage_not_visible
[19:28:00] ================ [PASSED] drm_damage_helper ================
[19:28:00] ============== drm_dp_mst_helper (3 subtests) ==============
[19:28:00] ============== drm_test_dp_mst_calc_pbn_mode  ==============
[19:28:00] [PASSED] Clock 154000 BPP 30 DSC disabled
[19:28:00] [PASSED] Clock 234000 BPP 30 DSC disabled
[19:28:00] [PASSED] Clock 297000 BPP 24 DSC disabled
[19:28:00] [PASSED] Clock 332880 BPP 24 DSC enabled
[19:28:00] [PASSED] Clock 324540 BPP 24 DSC enabled
[19:28:00] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[19:28:00] ============== drm_test_dp_mst_calc_pbn_div  ===============
[19:28:00] [PASSED] Link rate 2000000 lane count 4
[19:28:00] [PASSED] Link rate 2000000 lane count 2
[19:28:00] [PASSED] Link rate 2000000 lane count 1
[19:28:00] [PASSED] Link rate 1350000 lane count 4
[19:28:00] [PASSED] Link rate 1350000 lane count 2
[19:28:00] [PASSED] Link rate 1350000 lane count 1
[19:28:00] [PASSED] Link rate 1000000 lane count 4
[19:28:00] [PASSED] Link rate 1000000 lane count 2
[19:28:00] [PASSED] Link rate 1000000 lane count 1
[19:28:00] [PASSED] Link rate 810000 lane count 4
[19:28:00] [PASSED] Link rate 810000 lane count 2
[19:28:00] [PASSED] Link rate 810000 lane count 1
[19:28:00] [PASSED] Link rate 540000 lane count 4
[19:28:00] [PASSED] Link rate 540000 lane count 2
[19:28:00] [PASSED] Link rate 540000 lane count 1
[19:28:00] [PASSED] Link rate 270000 lane count 4
[19:28:00] [PASSED] Link rate 270000 lane count 2
[19:28:00] [PASSED] Link rate 270000 lane count 1
[19:28:00] [PASSED] Link rate 162000 lane count 4
[19:28:00] [PASSED] Link rate 162000 lane count 2
[19:28:00] [PASSED] Link rate 162000 lane count 1
[19:28:00] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[19:28:00] ========= drm_test_dp_mst_sideband_msg_req_decode  =========
[19:28:00] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[19:28:00] [PASSED] DP_POWER_UP_PHY with port number
[19:28:00] [PASSED] DP_POWER_DOWN_PHY with port number
[19:28:00] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[19:28:00] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[19:28:00] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[19:28:00] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[19:28:00] [PASSED] DP_QUERY_PAYLOAD with port number
[19:28:00] [PASSED] DP_QUERY_PAYLOAD with VCPI
[19:28:00] [PASSED] DP_REMOTE_DPCD_READ with port number
[19:28:00] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[19:28:00] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[19:28:00] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[19:28:00] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[19:28:00] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[19:28:00] [PASSED] DP_REMOTE_I2C_READ with port number
[19:28:00] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[19:28:00] [PASSED] DP_REMOTE_I2C_READ with transactions array
[19:28:00] [PASSED] DP_REMOTE_I2C_WRITE with port number
[19:28:00] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[19:28:00] [PASSED] DP_REMOTE_I2C_WRITE with data array
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[19:28:00] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[19:28:00] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[19:28:00] ================ [PASSED] drm_dp_mst_helper ================
[19:28:00] ================== drm_exec (7 subtests) ===================
[19:28:00] [PASSED] sanitycheck
[19:28:00] [PASSED] test_lock
[19:28:00] [PASSED] test_lock_unlock
[19:28:00] [PASSED] test_duplicates
[19:28:00] [PASSED] test_prepare
[19:28:00] [PASSED] test_prepare_array
[19:28:00] [PASSED] test_multiple_loops
[19:28:00] ==================== [PASSED] drm_exec =====================
[19:28:00] =========== drm_format_helper_test (17 subtests) ===========
[19:28:00] ============== drm_test_fb_xrgb8888_to_gray8  ==============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[19:28:00] ============= drm_test_fb_xrgb8888_to_rgb332  ==============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[19:28:00] ============= drm_test_fb_xrgb8888_to_rgb565  ==============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[19:28:00] ============ drm_test_fb_xrgb8888_to_xrgb1555  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[19:28:00] ============ drm_test_fb_xrgb8888_to_argb1555  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[19:28:00] ============ drm_test_fb_xrgb8888_to_rgba5551  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[19:28:00] ============= drm_test_fb_xrgb8888_to_rgb888  ==============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[19:28:00] ============= drm_test_fb_xrgb8888_to_bgr888  ==============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[19:28:00] ============ drm_test_fb_xrgb8888_to_argb8888  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[19:28:00] =========== drm_test_fb_xrgb8888_to_xrgb2101010  ===========
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[19:28:00] =========== drm_test_fb_xrgb8888_to_argb2101010  ===========
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[19:28:00] ============== drm_test_fb_xrgb8888_to_mono  ===============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[19:28:00] ==================== drm_test_fb_swab  =====================
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ================ [PASSED] drm_test_fb_swab =================
[19:28:00] ============ drm_test_fb_xrgb8888_to_xbgr8888  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[19:28:00] ============ drm_test_fb_xrgb8888_to_abgr8888  =============
[19:28:00] [PASSED] single_pixel_source_buffer
[19:28:00] [PASSED] single_pixel_clip_rectangle
[19:28:00] [PASSED] well_known_colors
[19:28:00] [PASSED] destination_pitch
[19:28:00] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[19:28:00] ================= drm_test_fb_clip_offset  =================
[19:28:00] [PASSED] pass through
[19:28:00] [PASSED] horizontal offset
[19:28:00] [PASSED] vertical offset
[19:28:00] [PASSED] horizontal and vertical offset
[19:28:00] [PASSED] horizontal offset (custom pitch)
[19:28:00] [PASSED] vertical offset (custom pitch)
[19:28:00] [PASSED] horizontal and vertical offset (custom pitch)
[19:28:00] ============= [PASSED] drm_test_fb_clip_offset =============
[19:28:00] =================== drm_test_fb_memcpy  ====================
[19:28:00] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[19:28:00] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[19:28:00] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[19:28:00] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[19:28:00] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[19:28:00] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[19:28:00] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[19:28:00] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[19:28:00] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[19:28:00] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[19:28:00] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[19:28:00] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[19:28:00] =============== [PASSED] drm_test_fb_memcpy ================
[19:28:00] ============= [PASSED] drm_format_helper_test ==============
[19:28:00] ================= drm_format (18 subtests) =================
[19:28:00] [PASSED] drm_test_format_block_width_invalid
[19:28:00] [PASSED] drm_test_format_block_width_one_plane
[19:28:00] [PASSED] drm_test_format_block_width_two_plane
[19:28:00] [PASSED] drm_test_format_block_width_three_plane
[19:28:00] [PASSED] drm_test_format_block_width_tiled
[19:28:00] [PASSED] drm_test_format_block_height_invalid
[19:28:00] [PASSED] drm_test_format_block_height_one_plane
[19:28:00] [PASSED] drm_test_format_block_height_two_plane
[19:28:00] [PASSED] drm_test_format_block_height_three_plane
[19:28:00] [PASSED] drm_test_format_block_height_tiled
[19:28:00] [PASSED] drm_test_format_min_pitch_invalid
[19:28:00] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[19:28:00] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[19:28:00] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[19:28:00] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[19:28:00] [PASSED] drm_test_format_min_pitch_two_plane
[19:28:00] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[19:28:00] [PASSED] drm_test_format_min_pitch_tiled
[19:28:00] =================== [PASSED] drm_format ====================
[19:28:00] ============== drm_framebuffer (10 subtests) ===============
[19:28:00] ========== drm_test_framebuffer_check_src_coords  ==========
[19:28:00] [PASSED] Success: source fits into fb
[19:28:00] [PASSED] Fail: overflowing fb with x-axis coordinate
[19:28:00] [PASSED] Fail: overflowing fb with y-axis coordinate
[19:28:00] [PASSED] Fail: overflowing fb with source width
[19:28:00] [PASSED] Fail: overflowing fb with source height
[19:28:00] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[19:28:00] [PASSED] drm_test_framebuffer_cleanup
[19:28:00] =============== drm_test_framebuffer_create  ===============
[19:28:00] [PASSED] ABGR8888 normal sizes
[19:28:00] [PASSED] ABGR8888 max sizes
[19:28:00] [PASSED] ABGR8888 pitch greater than min required
[19:28:00] [PASSED] ABGR8888 pitch less than min required
[19:28:00] [PASSED] ABGR8888 Invalid width
[19:28:00] [PASSED] ABGR8888 Invalid buffer handle
[19:28:00] [PASSED] No pixel format
[19:28:00] [PASSED] ABGR8888 Width 0
[19:28:00] [PASSED] ABGR8888 Height 0
[19:28:00] [PASSED] ABGR8888 Out of bound height * pitch combination
[19:28:00] [PASSED] ABGR8888 Large buffer offset
[19:28:00] [PASSED] ABGR8888 Buffer offset for inexistent plane
[19:28:00] [PASSED] ABGR8888 Invalid flag
[19:28:00] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[19:28:00] [PASSED] ABGR8888 Valid buffer modifier
[19:28:00] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[19:28:00] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] NV12 Normal sizes
[19:28:00] [PASSED] NV12 Max sizes
[19:28:00] [PASSED] NV12 Invalid pitch
[19:28:00] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[19:28:00] [PASSED] NV12 different  modifier per-plane
[19:28:00] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[19:28:00] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] NV12 Modifier for inexistent plane
[19:28:00] [PASSED] NV12 Handle for inexistent plane
[19:28:00] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[19:28:00] [PASSED] YVU420 Normal sizes
[19:28:00] [PASSED] YVU420 Max sizes
[19:28:00] [PASSED] YVU420 Invalid pitch
[19:28:00] [PASSED] YVU420 Different pitches
[19:28:00] [PASSED] YVU420 Different buffer offsets/pitches
[19:28:00] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[19:28:00] [PASSED] YVU420 Valid modifier
[19:28:00] [PASSED] YVU420 Different modifiers per plane
[19:28:00] [PASSED] YVU420 Modifier for inexistent plane
[19:28:00] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[19:28:00] [PASSED] X0L2 Normal sizes
[19:28:00] [PASSED] X0L2 Max sizes
[19:28:00] [PASSED] X0L2 Invalid pitch
[19:28:00] [PASSED] X0L2 Pitch greater than minimum required
[19:28:00] [PASSED] X0L2 Handle for inexistent plane
[19:28:00] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[19:28:00] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[19:28:00] [PASSED] X0L2 Valid modifier
[19:28:00] [PASSED] X0L2 Modifier for inexistent plane
[19:28:00] =========== [PASSED] drm_test_framebuffer_create ===========
[19:28:00] [PASSED] drm_test_framebuffer_free
[19:28:00] [PASSED] drm_test_framebuffer_init
[19:28:00] [PASSED] drm_test_framebuffer_init_bad_format
[19:28:00] [PASSED] drm_test_framebuffer_init_dev_mismatch
[19:28:00] [PASSED] drm_test_framebuffer_lookup
[19:28:00] [PASSED] drm_test_framebuffer_lookup_inexistent
[19:28:00] [PASSED] drm_test_framebuffer_modifiers_not_supported
[19:28:00] ================= [PASSED] drm_framebuffer =================
[19:28:00] ================ drm_gem_shmem (8 subtests) ================
[19:28:00] [PASSED] drm_gem_shmem_test_obj_create
[19:28:00] [PASSED] drm_gem_shmem_test_obj_create_private
[19:28:00] [PASSED] drm_gem_shmem_test_pin_pages
[19:28:00] [PASSED] drm_gem_shmem_test_vmap
[19:28:00] [PASSED] drm_gem_shmem_test_get_sg_table
[19:28:00] [PASSED] drm_gem_shmem_test_get_pages_sgt
[19:28:00] [PASSED] drm_gem_shmem_test_madvise
[19:28:00] [PASSED] drm_gem_shmem_test_purge
[19:28:00] ================== [PASSED] drm_gem_shmem ==================
[19:28:00] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[19:28:00] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420  =======
[19:28:00] [PASSED] Automatic
[19:28:00] [PASSED] Full
[19:28:00] [PASSED] Limited 16:235
[19:28:00] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[19:28:00] [PASSED] drm_test_check_disable_connector
[19:28:00] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[19:28:00] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[19:28:00] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[19:28:00] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[19:28:00] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[19:28:00] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[19:28:00] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[19:28:00] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[19:28:00] [PASSED] drm_test_check_output_bpc_dvi
[19:28:00] [PASSED] drm_test_check_output_bpc_format_vic_1
[19:28:00] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[19:28:00] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[19:28:00] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[19:28:00] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[19:28:00] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[19:28:00] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[19:28:00] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[19:28:00] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[19:28:00] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[19:28:00] [PASSED] drm_test_check_broadcast_rgb_value
[19:28:00] [PASSED] drm_test_check_bpc_8_value
[19:28:00] [PASSED] drm_test_check_bpc_10_value
[19:28:00] [PASSED] drm_test_check_bpc_12_value
[19:28:00] [PASSED] drm_test_check_format_value
[19:28:00] [PASSED] drm_test_check_tmds_char_value
[19:28:00] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[19:28:00] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[19:28:00] [PASSED] drm_test_check_mode_valid
[19:28:00] [PASSED] drm_test_check_mode_valid_reject
[19:28:00] [PASSED] drm_test_check_mode_valid_reject_rate
[19:28:00] [PASSED] drm_test_check_mode_valid_reject_max_clock
[19:28:00] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[19:28:00] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[19:28:00] [PASSED] drm_test_check_infoframes
[19:28:00] [PASSED] drm_test_check_reject_avi_infoframe
[19:28:00] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[19:28:00] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[19:28:00] [PASSED] drm_test_check_reject_audio_infoframe
[19:28:00] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[19:28:00] ================= drm_managed (2 subtests) =================
[19:28:00] [PASSED] drm_test_managed_release_action
[19:28:00] [PASSED] drm_test_managed_run_action
[19:28:00] =================== [PASSED] drm_managed ===================
[19:28:00] =================== drm_mm (6 subtests) ====================
[19:28:00] [PASSED] drm_test_mm_init
[19:28:00] [PASSED] drm_test_mm_debug
[19:28:00] [PASSED] drm_test_mm_align32
[19:28:00] [PASSED] drm_test_mm_align64
[19:28:00] [PASSED] drm_test_mm_lowest
[19:28:00] [PASSED] drm_test_mm_highest
[19:28:00] ===================== [PASSED] drm_mm ======================
[19:28:00] ============= drm_modes_analog_tv (5 subtests) =============
[19:28:00] [PASSED] drm_test_modes_analog_tv_mono_576i
[19:28:00] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[19:28:00] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[19:28:00] [PASSED] drm_test_modes_analog_tv_pal_576i
[19:28:00] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[19:28:00] =============== [PASSED] drm_modes_analog_tv ===============
[19:28:00] ============== drm_plane_helper (2 subtests) ===============
[19:28:00] =============== drm_test_check_plane_state  ================
[19:28:00] [PASSED] clipping_simple
[19:28:00] [PASSED] clipping_rotate_reflect
[19:28:00] [PASSED] positioning_simple
[19:28:00] [PASSED] upscaling
[19:28:00] [PASSED] downscaling
[19:28:00] [PASSED] rounding1
[19:28:00] [PASSED] rounding2
[19:28:00] [PASSED] rounding3
[19:28:00] [PASSED] rounding4
[19:28:00] =========== [PASSED] drm_test_check_plane_state ============
[19:28:00] =========== drm_test_check_invalid_plane_state  ============
[19:28:00] [PASSED] positioning_invalid
[19:28:00] [PASSED] upscaling_invalid
[19:28:00] [PASSED] downscaling_invalid
[19:28:00] ======= [PASSED] drm_test_check_invalid_plane_state ========
[19:28:00] ================ [PASSED] drm_plane_helper =================
[19:28:00] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[19:28:00] ====== drm_test_connector_helper_tv_get_modes_check  =======
[19:28:00] [PASSED] None
[19:28:00] [PASSED] PAL
[19:28:00] [PASSED] NTSC
[19:28:00] [PASSED] Both, NTSC Default
[19:28:00] [PASSED] Both, PAL Default
[19:28:00] [PASSED] Both, NTSC Default, with PAL on command-line
[19:28:00] [PASSED] Both, PAL Default, with NTSC on command-line
[19:28:00] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[19:28:00] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[19:28:00] ================== drm_rect (9 subtests) ===================
[19:28:00] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[19:28:00] [PASSED] drm_test_rect_clip_scaled_not_clipped
[19:28:00] [PASSED] drm_test_rect_clip_scaled_clipped
[19:28:00] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[19:28:00] ================= drm_test_rect_intersect  =================
[19:28:00] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[19:28:00] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[19:28:00] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[19:28:00] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[19:28:00] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[19:28:00] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[19:28:00] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[19:28:00] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[19:28:00] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[19:28:00] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[19:28:00] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[19:28:00] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[19:28:00] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[19:28:00] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[19:28:00] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[19:28:00] ============= [PASSED] drm_test_rect_intersect =============
[19:28:00] ================ drm_test_rect_calc_hscale  ================
[19:28:00] [PASSED] normal use
[19:28:00] [PASSED] out of max range
[19:28:00] [PASSED] out of min range
[19:28:00] [PASSED] zero dst
[19:28:00] [PASSED] negative src
[19:28:00] [PASSED] negative dst
[19:28:00] ============ [PASSED] drm_test_rect_calc_hscale ============
[19:28:00] ================ drm_test_rect_calc_vscale  ================
[19:28:00] [PASSED] normal use
[19:28:00] [PASSED] out of max range
[19:28:00] [PASSED] out of min range
[19:28:00] [PASSED] zero dst
[19:28:00] [PASSED] negative src
[19:28:00] [PASSED] negative dst
stty: 'standard input': Inappropriate ioctl for device
[19:28:00] ============ [PASSED] drm_test_rect_calc_vscale ============
[19:28:00] ================== drm_test_rect_rotate  ===================
[19:28:00] [PASSED] reflect-x
[19:28:00] [PASSED] reflect-y
[19:28:00] [PASSED] rotate-0
[19:28:00] [PASSED] rotate-90
[19:28:00] [PASSED] rotate-180
[19:28:00] [PASSED] rotate-270
[19:28:00] ============== [PASSED] drm_test_rect_rotate ===============
[19:28:00] ================ drm_test_rect_rotate_inv  =================
[19:28:00] [PASSED] reflect-x
[19:28:00] [PASSED] reflect-y
[19:28:00] [PASSED] rotate-0
[19:28:00] [PASSED] rotate-90
[19:28:00] [PASSED] rotate-180
[19:28:00] [PASSED] rotate-270
[19:28:00] ============ [PASSED] drm_test_rect_rotate_inv =============
[19:28:00] ==================== [PASSED] drm_rect =====================
[19:28:00] ============ drm_sysfb_modeset_test (1 subtest) ============
[19:28:00] ============ drm_test_sysfb_build_fourcc_list  =============
[19:28:00] [PASSED] no native formats
[19:28:00] [PASSED] XRGB8888 as native format
[19:28:00] [PASSED] remove duplicates
[19:28:00] [PASSED] convert alpha formats
[19:28:00] [PASSED] random formats
[19:28:00] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[19:28:00] ============= [PASSED] drm_sysfb_modeset_test ==============
[19:28:00] ================== drm_fixp (2 subtests) ===================
[19:28:00] [PASSED] drm_test_int2fixp
[19:28:00] [PASSED] drm_test_sm2fixp
[19:28:00] ==================== [PASSED] drm_fixp =====================
[19:28:00] ============================================================
[19:28:00] Testing complete. Ran 621 tests: passed: 621
[19:28:00] Elapsed time: 26.350s total, 1.730s configuring, 24.449s building, 0.140s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[19:28:00] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[19:28:02] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[19:28:11] Starting KUnit Kernel (1/1)...
[19:28:11] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[19:28:11] ================= ttm_device (5 subtests) ==================
[19:28:11] [PASSED] ttm_device_init_basic
[19:28:11] [PASSED] ttm_device_init_multiple
[19:28:11] [PASSED] ttm_device_fini_basic
[19:28:11] [PASSED] ttm_device_init_no_vma_man
[19:28:11] ================== ttm_device_init_pools  ==================
[19:28:11] [PASSED] No DMA allocations, no DMA32 required
[19:28:11] [PASSED] DMA allocations, DMA32 required
[19:28:11] [PASSED] No DMA allocations, DMA32 required
[19:28:11] [PASSED] DMA allocations, no DMA32 required
[19:28:11] ============== [PASSED] ttm_device_init_pools ==============
[19:28:11] =================== [PASSED] ttm_device ====================
[19:28:11] ================== ttm_pool (8 subtests) ===================
[19:28:11] ================== ttm_pool_alloc_basic  ===================
[19:28:11] [PASSED] One page
[19:28:11] [PASSED] More than one page
[19:28:11] [PASSED] Above the allocation limit
[19:28:11] [PASSED] One page, with coherent DMA mappings enabled
[19:28:11] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[19:28:11] ============== [PASSED] ttm_pool_alloc_basic ===============
[19:28:11] ============== ttm_pool_alloc_basic_dma_addr  ==============
[19:28:11] [PASSED] One page
[19:28:11] [PASSED] More than one page
[19:28:11] [PASSED] Above the allocation limit
[19:28:11] [PASSED] One page, with coherent DMA mappings enabled
[19:28:11] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[19:28:11] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[19:28:11] [PASSED] ttm_pool_alloc_order_caching_match
[19:28:11] [PASSED] ttm_pool_alloc_caching_mismatch
[19:28:11] [PASSED] ttm_pool_alloc_order_mismatch
[19:28:11] [PASSED] ttm_pool_free_dma_alloc
[19:28:11] [PASSED] ttm_pool_free_no_dma_alloc
[19:28:11] [PASSED] ttm_pool_fini_basic
[19:28:11] ==================== [PASSED] ttm_pool =====================
[19:28:11] ================ ttm_resource (8 subtests) =================
[19:28:11] ================= ttm_resource_init_basic  =================
[19:28:11] [PASSED] Init resource in TTM_PL_SYSTEM
[19:28:11] [PASSED] Init resource in TTM_PL_VRAM
[19:28:11] [PASSED] Init resource in a private placement
[19:28:11] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[19:28:11] ============= [PASSED] ttm_resource_init_basic =============
[19:28:11] [PASSED] ttm_resource_init_pinned
[19:28:11] [PASSED] ttm_resource_fini_basic
[19:28:11] [PASSED] ttm_resource_manager_init_basic
[19:28:11] [PASSED] ttm_resource_manager_usage_basic
[19:28:11] [PASSED] ttm_resource_manager_set_used_basic
[19:28:11] [PASSED] ttm_sys_man_alloc_basic
[19:28:11] [PASSED] ttm_sys_man_free_basic
[19:28:11] ================== [PASSED] ttm_resource ===================
[19:28:11] =================== ttm_tt (15 subtests) ===================
[19:28:11] ==================== ttm_tt_init_basic  ====================
[19:28:11] [PASSED] Page-aligned size
[19:28:11] [PASSED] Extra pages requested
[19:28:11] ================ [PASSED] ttm_tt_init_basic ================
[19:28:11] [PASSED] ttm_tt_init_misaligned
[19:28:11] [PASSED] ttm_tt_fini_basic
[19:28:11] [PASSED] ttm_tt_fini_sg
[19:28:11] [PASSED] ttm_tt_fini_shmem
[19:28:11] [PASSED] ttm_tt_create_basic
[19:28:11] [PASSED] ttm_tt_create_invalid_bo_type
[19:28:11] [PASSED] ttm_tt_create_ttm_exists
[19:28:11] [PASSED] ttm_tt_create_failed
[19:28:11] [PASSED] ttm_tt_destroy_basic
[19:28:11] [PASSED] ttm_tt_populate_null_ttm
[19:28:11] [PASSED] ttm_tt_populate_populated_ttm
[19:28:11] [PASSED] ttm_tt_unpopulate_basic
[19:28:11] [PASSED] ttm_tt_unpopulate_empty_ttm
[19:28:11] [PASSED] ttm_tt_swapin_basic
[19:28:11] ===================== [PASSED] ttm_tt ======================
[19:28:11] =================== ttm_bo (14 subtests) ===================
[19:28:11] =========== ttm_bo_reserve_optimistic_no_ticket  ===========
[19:28:11] [PASSED] Cannot be interrupted and sleeps
[19:28:11] [PASSED] Cannot be interrupted, locks straight away
[19:28:11] [PASSED] Can be interrupted, sleeps
[19:28:11] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[19:28:11] [PASSED] ttm_bo_reserve_locked_no_sleep
[19:28:11] [PASSED] ttm_bo_reserve_no_wait_ticket
[19:28:11] [PASSED] ttm_bo_reserve_double_resv
[19:28:11] [PASSED] ttm_bo_reserve_interrupted
[19:28:11] [PASSED] ttm_bo_reserve_deadlock
[19:28:11] [PASSED] ttm_bo_unreserve_basic
[19:28:11] [PASSED] ttm_bo_unreserve_pinned
[19:28:11] [PASSED] ttm_bo_unreserve_bulk
[19:28:11] [PASSED] ttm_bo_fini_basic
[19:28:11] [PASSED] ttm_bo_fini_shared_resv
[19:28:11] [PASSED] ttm_bo_pin_basic
[19:28:11] [PASSED] ttm_bo_pin_unpin_resource
[19:28:11] [PASSED] ttm_bo_multiple_pin_one_unpin
[19:28:11] ===================== [PASSED] ttm_bo ======================
[19:28:11] ============== ttm_bo_validate (22 subtests) ===============
[19:28:11] ============== ttm_bo_init_reserved_sys_man  ===============
[19:28:11] [PASSED] Buffer object for userspace
[19:28:11] [PASSED] Kernel buffer object
[19:28:11] [PASSED] Shared buffer object
[19:28:11] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[19:28:11] ============== ttm_bo_init_reserved_mock_man  ==============
[19:28:11] [PASSED] Buffer object for userspace
[19:28:11] [PASSED] Kernel buffer object
[19:28:11] [PASSED] Shared buffer object
[19:28:11] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[19:28:11] [PASSED] ttm_bo_init_reserved_resv
[19:28:11] ================== ttm_bo_validate_basic  ==================
[19:28:11] [PASSED] Buffer object for userspace
[19:28:11] [PASSED] Kernel buffer object
[19:28:11] [PASSED] Shared buffer object
[19:28:11] ============== [PASSED] ttm_bo_validate_basic ==============
[19:28:11] [PASSED] ttm_bo_validate_invalid_placement
[19:28:11] ============= ttm_bo_validate_same_placement  ==============
[19:28:11] [PASSED] System manager
[19:28:11] [PASSED] VRAM manager
[19:28:11] ========= [PASSED] ttm_bo_validate_same_placement ==========
[19:28:11] [PASSED] ttm_bo_validate_failed_alloc
[19:28:11] [PASSED] ttm_bo_validate_pinned
[19:28:11] [PASSED] ttm_bo_validate_busy_placement
[19:28:11] ================ ttm_bo_validate_multihop  =================
[19:28:11] [PASSED] Buffer object for userspace
[19:28:11] [PASSED] Kernel buffer object
[19:28:11] [PASSED] Shared buffer object
[19:28:11] ============ [PASSED] ttm_bo_validate_multihop =============
[19:28:11] ========== ttm_bo_validate_no_placement_signaled  ==========
[19:28:11] [PASSED] Buffer object in system domain, no page vector
[19:28:11] [PASSED] Buffer object in system domain with an existing page vector
[19:28:11] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[19:28:11] ======== ttm_bo_validate_no_placement_not_signaled  ========
[19:28:11] [PASSED] Buffer object for userspace
[19:28:11] [PASSED] Kernel buffer object
[19:28:11] [PASSED] Shared buffer object
[19:28:11] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[19:28:11] [PASSED] ttm_bo_validate_move_fence_signaled
[19:28:11] ========= ttm_bo_validate_move_fence_not_signaled  =========
[19:28:11] [PASSED] Waits for GPU
[19:28:11] [PASSED] Tries to lock straight away
[19:28:11] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[19:28:11] [PASSED] ttm_bo_validate_swapout
[19:28:11] [PASSED] ttm_bo_validate_happy_evict
[19:28:11] [PASSED] ttm_bo_validate_all_pinned_evict
[19:28:11] [PASSED] ttm_bo_validate_allowed_only_evict
[19:28:11] [PASSED] ttm_bo_validate_deleted_evict
[19:28:11] [PASSED] ttm_bo_validate_busy_domain_evict
[19:28:11] [PASSED] ttm_bo_validate_evict_gutting
[19:28:11] [PASSED] ttm_bo_validate_recrusive_evict
stty: 'standard input': Inappropriate ioctl for device
[19:28:11] ================= [PASSED] ttm_bo_validate =================
[19:28:11] ============================================================
[19:28:11] Testing complete. Ran 102 tests: passed: 102
[19:28:11] Elapsed time: 11.278s total, 1.662s configuring, 9.399s building, 0.183s running

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel



^ permalink raw reply	[flat|nested] 6+ messages in thread

* ✓ Xe.CI.BAT: success for drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
  2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
  2026-04-07 19:28 ` ✓ CI.KUnit: success for " Patchwork
@ 2026-04-07 20:10 ` Patchwork
  2026-04-07 22:55 ` ✗ Xe.CI.FULL: failure " Patchwork
                   ` (2 subsequent siblings)
  4 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-04-07 20:10 UTC (permalink / raw)
  To: Ville Syrjala; +Cc: intel-xe

[-- Attachment #1: Type: text/plain, Size: 1930 bytes --]

== Series Details ==

Series: drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
URL   : https://patchwork.freedesktop.org/series/164469/
State : success

== Summary ==

CI Bug Log - changes from xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b_BAT -> xe-pw-164469v1_BAT
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (14 -> 14)
------------------------------

  No changes in participating hosts

Known issues
------------

  Here are the changes found in xe-pw-164469v1_BAT that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1:
    - bat-adlp-7:         [PASS][1] -> [DMESG-WARN][2] ([Intel XE#7483])
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1.html
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1.html

  
#### Possible fixes ####

  * igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1:
    - bat-adlp-7:         [DMESG-WARN][3] ([Intel XE#7483]) -> [PASS][4]
   [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1.html
   [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1.html

  
  [Intel XE#7483]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7483


Build changes
-------------

  * Linux: xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b -> xe-pw-164469v1

  IGT_8850: 8850
  xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b: 9e217a8df7b2f298a2fd850e29f970b7360dc77b
  xe-pw-164469v1: 164469v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/index.html

[-- Attachment #2: Type: text/html, Size: 2598 bytes --]

^ permalink raw reply	[flat|nested] 6+ messages in thread

* ✗ Xe.CI.FULL: failure for drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
  2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
  2026-04-07 19:28 ` ✓ CI.KUnit: success for " Patchwork
  2026-04-07 20:10 ` ✓ Xe.CI.BAT: " Patchwork
@ 2026-04-07 22:55 ` Patchwork
  2026-04-08  7:44 ` [PATCH] " Nautiyal, Ankit K
  2026-04-08  8:47 ` Nicolas Frattaroli
  4 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-04-07 22:55 UTC (permalink / raw)
  To: Ville Syrjälä; +Cc: intel-xe

[-- Attachment #1: Type: text/plain, Size: 6966 bytes --]

== Series Details ==

Series: drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
URL   : https://patchwork.freedesktop.org/series/164469/
State : failure

== Summary ==

CI Bug Log - changes from xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b_FULL -> xe-pw-164469v1_FULL
====================================================

Summary
-------

  **FAILURE**

  Serious unknown changes coming with xe-pw-164469v1_FULL absolutely need to be
  verified manually.
  
  If you think the reported changes have nothing to do with the changes
  introduced in xe-pw-164469v1_FULL, please notify your bug team (I915-ci-infra@lists.freedesktop.org) to allow them
  to document this new failure mode, which will reduce false positives in CI.

  

Participating hosts (2 -> 2)
------------------------------

  No changes in participating hosts

Possible new issues
-------------------

  Here are the unknown changes that may have been introduced in xe-pw-164469v1_FULL:

### IGT changes ###

#### Possible regressions ####

  * igt@xe_pat@pt-caching:
    - shard-bmg:          [PASS][1] -> [ABORT][2]
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-6/igt@xe_pat@pt-caching.html
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-1/igt@xe_pat@pt-caching.html

  
Known issues
------------

  Here are the changes found in xe-pw-164469v1_FULL that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs:
    - shard-bmg:          [PASS][3] -> [INCOMPLETE][4] ([Intel XE#7084]) +1 other test incomplete
   [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-10/igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs.html
   [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-10/igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs.html

  * igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size:
    - shard-bmg:          [PASS][5] -> [DMESG-WARN][6] ([Intel XE#5354])
   [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-10/igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size.html
   [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-1/igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size.html

  
#### Possible fixes ####

  * igt@kms_cursor_legacy@cursora-vs-flipb-atomic-transitions-varying-size:
    - shard-bmg:          [DMESG-WARN][7] ([Intel XE#5354]) -> [PASS][8]
   [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-6/igt@kms_cursor_legacy@cursora-vs-flipb-atomic-transitions-varying-size.html
   [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-8/igt@kms_cursor_legacy@cursora-vs-flipb-atomic-transitions-varying-size.html

  * igt@kms_flip@flip-vs-expired-vblank@a-edp1:
    - shard-lnl:          [FAIL][9] ([Intel XE#301]) -> [PASS][10] +1 other test pass
   [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-lnl-2/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html
   [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-lnl-6/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html

  * igt@kms_vrr@flip-dpms:
    - shard-lnl:          [FAIL][11] ([Intel XE#4227] / [Intel XE#7397]) -> [PASS][12] +1 other test pass
   [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-lnl-8/igt@kms_vrr@flip-dpms.html
   [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-lnl-4/igt@kms_vrr@flip-dpms.html

  * igt@xe_evict@evict-mixed-many-threads-small:
    - shard-bmg:          [INCOMPLETE][13] ([Intel XE#6321]) -> [PASS][14]
   [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-1/igt@xe_evict@evict-mixed-many-threads-small.html
   [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-3/igt@xe_evict@evict-mixed-many-threads-small.html

  
#### Warnings ####

  * igt@kms_hdr@brightness-with-hdr:
    - shard-bmg:          [SKIP][15] ([Intel XE#3374] / [Intel XE#3544]) -> [SKIP][16] ([Intel XE#3544])
   [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-5/igt@kms_hdr@brightness-with-hdr.html
   [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-9/igt@kms_hdr@brightness-with-hdr.html

  * igt@kms_tiled_display@basic-test-pattern:
    - shard-bmg:          [SKIP][17] ([Intel XE#2426] / [Intel XE#5848]) -> [FAIL][18] ([Intel XE#1729] / [Intel XE#7424])
   [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-8/igt@kms_tiled_display@basic-test-pattern.html
   [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-2/igt@kms_tiled_display@basic-test-pattern.html

  * igt@kms_tiled_display@basic-test-pattern-with-chamelium:
    - shard-bmg:          [SKIP][19] ([Intel XE#2509] / [Intel XE#7437]) -> [SKIP][20] ([Intel XE#2426] / [Intel XE#5848])
   [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b/shard-bmg-2/igt@kms_tiled_display@basic-test-pattern-with-chamelium.html
   [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/shard-bmg-7/igt@kms_tiled_display@basic-test-pattern-with-chamelium.html

  
  [Intel XE#1729]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1729
  [Intel XE#2426]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2426
  [Intel XE#2509]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2509
  [Intel XE#301]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/301
  [Intel XE#3374]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3374
  [Intel XE#3544]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3544
  [Intel XE#4227]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4227
  [Intel XE#5354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5354
  [Intel XE#5848]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5848
  [Intel XE#6321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6321
  [Intel XE#7084]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7084
  [Intel XE#7397]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7397
  [Intel XE#7424]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7424
  [Intel XE#7437]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7437


Build changes
-------------

  * Linux: xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b -> xe-pw-164469v1

  IGT_8850: 8850
  xe-4858-9e217a8df7b2f298a2fd850e29f970b7360dc77b: 9e217a8df7b2f298a2fd850e29f970b7360dc77b
  xe-pw-164469v1: 164469v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164469v1/index.html

[-- Attachment #2: Type: text/html, Size: 8018 bytes --]

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
  2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
                   ` (2 preceding siblings ...)
  2026-04-07 22:55 ` ✗ Xe.CI.FULL: failure " Patchwork
@ 2026-04-08  7:44 ` Nautiyal, Ankit K
  2026-04-08  8:47 ` Nicolas Frattaroli
  4 siblings, 0 replies; 6+ messages in thread
From: Nautiyal, Ankit K @ 2026-04-08  7:44 UTC (permalink / raw)
  To: Ville Syrjala, intel-gfx; +Cc: intel-xe, Nicolas Frattaroli


On 4/8/2026 12:00 AM, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> intel_dp_mode_min_link_bpp_x16() gives us the min bpp for the
> DP link before the PCON, however intel_dp_mode_valid_downstream()
> is trying to check for sufficient bandwidth on the HDMI FRL link
> after the PCON. So the use of intel_dp_mode_min_link_bpp_x16() here
> is incorrect.
>
> Presumably even with FRL HDMI still can't go below 8bpc, so we should

Thats right, even with HDMI2.1 FRL the minimum uncompressed bpc is 8.

Thanks for catching this issue.

Patch LGTM.

Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>



> just use that to give us the minimum required FRL bandwidth. And this
> needs to account for the sink format (for 4:2:0 sub-sampling) since
> that is what will be flowing over the HDMI link.
>
> Cc: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> Cc: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
>   drivers/gpu/drm/i915/display/intel_dp.c | 20 ++++++++++++++------
>   1 file changed, 14 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> index 4955bd8b11d7..31e9b2758499 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -1317,6 +1317,15 @@ intel_dp_tmds_clock_valid(struct intel_dp *intel_dp,
>   	return MODE_OK;
>   }
>   
> +static int frl_required_bw(int clock, int bpc,
> +			   enum intel_output_format sink_format)
> +{
> +	if (sink_format == INTEL_OUTPUT_FORMAT_YCBCR420)
> +		clock /= 2;
> +
> +	return clock * bpc * 3;
> +}
> +
>   static enum drm_mode_status
>   intel_dp_mode_valid_downstream(struct intel_connector *connector,
>   			       const struct drm_display_mode *mode,
> @@ -1327,13 +1336,14 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
>   	enum drm_mode_status status;
>   	enum intel_output_format sink_format;
>   
> +	sink_format = intel_dp_sink_format(connector, mode);
> +
>   	/* If PCON supports FRL MODE, check FRL bandwidth constraints */
>   	if (intel_dp->dfp.pcon_max_frl_bw) {
> -		int link_bpp_x16 = intel_dp_mode_min_link_bpp_x16(connector, mode);
> -		int target_bw;
> -		int max_frl_bw;
> +		int target_bw, max_frl_bw;
>   
> -		target_bw = fxp_q4_to_int_roundup(link_bpp_x16) * target_clock;
> +		/* Assume 8bpc for the FRL bandwidth check */
> +		target_bw = frl_required_bw(target_clock, 8, sink_format);
>   
>   		max_frl_bw = intel_dp->dfp.pcon_max_frl_bw;
>   
> @@ -1350,8 +1360,6 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
>   	    target_clock > intel_dp->dfp.max_dotclock)
>   		return MODE_CLOCK_HIGH;
>   
> -	sink_format = intel_dp_sink_format(connector, mode);
> -
>   	/* Assume 8bpc for the DP++/HDMI/DVI TMDS clock check */
>   	status = intel_dp_tmds_clock_valid(intel_dp, target_clock,
>   					   8, sink_format, true);

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check
  2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
                   ` (3 preceding siblings ...)
  2026-04-08  7:44 ` [PATCH] " Nautiyal, Ankit K
@ 2026-04-08  8:47 ` Nicolas Frattaroli
  4 siblings, 0 replies; 6+ messages in thread
From: Nicolas Frattaroli @ 2026-04-08  8:47 UTC (permalink / raw)
  To: intel-gfx, Ville Syrjala; +Cc: intel-xe, Ankit Nautiyal

On Tuesday, 7 April 2026 20:30:15 Central European Summer Time Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> 
> intel_dp_mode_min_link_bpp_x16() gives us the min bpp for the
> DP link before the PCON, however intel_dp_mode_valid_downstream()
> is trying to check for sufficient bandwidth on the HDMI FRL link
> after the PCON. So the use of intel_dp_mode_min_link_bpp_x16() here
> is incorrect.
> 
> Presumably even with FRL HDMI still can't go below 8bpc, so we should
> just use that to give us the minimum required FRL bandwidth. And this
> needs to account for the sink format (for 4:2:0 sub-sampling) since
> that is what will be flowing over the HDMI link.
> 
> Cc: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> Cc: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_dp.c | 20 ++++++++++++++------
>  1 file changed, 14 insertions(+), 6 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> index 4955bd8b11d7..31e9b2758499 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -1317,6 +1317,15 @@ intel_dp_tmds_clock_valid(struct intel_dp *intel_dp,
>  	return MODE_OK;
>  }
>  
> +static int frl_required_bw(int clock, int bpc,
> +			   enum intel_output_format sink_format)
> +{
> +	if (sink_format == INTEL_OUTPUT_FORMAT_YCBCR420)
> +		clock /= 2;
> +
> +	return clock * bpc * 3;
> +}
> +
>  static enum drm_mode_status
>  intel_dp_mode_valid_downstream(struct intel_connector *connector,
>  			       const struct drm_display_mode *mode,
> @@ -1327,13 +1336,14 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
>  	enum drm_mode_status status;
>  	enum intel_output_format sink_format;
>  
> +	sink_format = intel_dp_sink_format(connector, mode);
> +
>  	/* If PCON supports FRL MODE, check FRL bandwidth constraints */
>  	if (intel_dp->dfp.pcon_max_frl_bw) {
> -		int link_bpp_x16 = intel_dp_mode_min_link_bpp_x16(connector, mode);
> -		int target_bw;
> -		int max_frl_bw;
> +		int target_bw, max_frl_bw;
>  
> -		target_bw = fxp_q4_to_int_roundup(link_bpp_x16) * target_clock;
> +		/* Assume 8bpc for the FRL bandwidth check */
> +		target_bw = frl_required_bw(target_clock, 8, sink_format);
>  
>  		max_frl_bw = intel_dp->dfp.pcon_max_frl_bw;
>  
> @@ -1350,8 +1360,6 @@ intel_dp_mode_valid_downstream(struct intel_connector *connector,
>  	    target_clock > intel_dp->dfp.max_dotclock)
>  		return MODE_CLOCK_HIGH;
>  
> -	sink_format = intel_dp_sink_format(connector, mode);
> -
>  	/* Assume 8bpc for the DP++/HDMI/DVI TMDS clock check */
>  	status = intel_dp_tmds_clock_valid(intel_dp, target_clock,
>  					   8, sink_format, true);
> 

Reviewed-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>

At first I was worried we'd run into integer size issues, but as it
turns out the clock here is in kHz, so there's no physical way to
produce an overflow.

Thanks for the quick turnaround on the patch!

Kind regards,
Nicolas Frattaroli



^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2026-04-08  8:47 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-04-07 18:30 [PATCH] drm/i915/dp: Don't use DP link min bpp for the FRL link bandwidth check Ville Syrjala
2026-04-07 19:28 ` ✓ CI.KUnit: success for " Patchwork
2026-04-07 20:10 ` ✓ Xe.CI.BAT: " Patchwork
2026-04-07 22:55 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-04-08  7:44 ` [PATCH] " Nautiyal, Ankit K
2026-04-08  8:47 ` Nicolas Frattaroli

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox