From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B1CF3C3600E for ; Wed, 26 Mar 2025 08:06:09 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 6586D10E655; Wed, 26 Mar 2025 08:06:09 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="lKD3BuQP"; dkim-atps=neutral Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.11]) by gabe.freedesktop.org (Postfix) with ESMTPS id 3779910E655 for ; Wed, 26 Mar 2025 08:06:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1742976368; x=1774512368; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=1sP1exT25ux4tlLdMGmSVd3lfSsWFN4YlHm1RoH3Vus=; b=lKD3BuQP6KLBMJiQp9zKmZ45QhEEaKM72X3Kk0qn947nezRO6ES+tzvJ GRV0wA6cYERHM4qysSfypE7hBNplTjH9xG76t6WUk7a2ApAugAvXqEjFM mmw8n/quKGw5HDN3czsNEhymBRyswePT5nIkdNF+c8UBsa7M0LMMchxFc jqKxf/LPhSaz/y8ZO9iNAm6DBVpop9UATWsA7lwLHmCDeSlqmm49EZ2ZF RJ+USCM1RlYS6EWZTenHtQJTD/C2ogLGqaGlJZpBOfpJvQjUvxvG+BBCl r8DjfoW+RIOy5VzjTApDxmSb+HuPGnU37pmT3Bpo7izP7gwBij+JevrKO g==; X-CSE-ConnectionGUID: BhbahIqnTKCGilKkwuPBZQ== X-CSE-MsgGUID: MevinekcT6K/90hsf1oxmA== X-IronPort-AV: E=McAfee;i="6700,10204,11384"; a="54910912" X-IronPort-AV: E=Sophos;i="6.14,277,1736841600"; d="scan'208";a="54910912" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Mar 2025 01:06:08 -0700 X-CSE-ConnectionGUID: sgz/pGlbRvabtRoT9wDXEA== X-CSE-MsgGUID: 3uluvJqDSAS7CjTo7vKvAw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.14,277,1736841600"; d="scan'208";a="125484618" Received: from ncintean-mobl1.ger.corp.intel.com (HELO fedora..) ([10.245.246.202]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Mar 2025 01:06:06 -0700 From: =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= To: intel-xe@lists.freedesktop.org Cc: =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= , himal.prasad.ghimiray@intel.com, Matthew Brost , Matthew Auld Subject: [PATCH v4 0/5] drm/xe: xe-only patches from the multi-device GPUSVM series Date: Wed, 26 Mar 2025 09:05:46 +0100 Message-ID: <20250326080551.40201-1-thomas.hellstrom@linux.intel.com> X-Mailer: git-send-email 2.48.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: intel-xe@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel Xe graphics driver List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-xe-bounces@lists.freedesktop.org Sender: "Intel-xe" A collection of misc patches that are prerequisites for the multi-device GPUSVM series but that are xe-only and can be merged separately. Patch 1 - Improved conditional compilation for the Xe GPUSVM support Patch 2 - Fix a pontential UAF Patch 3 - Adds a bo remove callback. In addition to GPUSVM this will improve on our device unbind support. Patch 4 - A small fix for multi-gpu-svm support Patch 5 - A change in implicit UAPI and needed for multi-gpu-svm support. v2: - Address review comments for Patch 3 (Matthew Auld) - Fix system memory atomic access in Patch 5 (Intel CI) v3: - Fix compilation errors on i386 with Patch 1. - Don't introduce an additional pinned.external_evicted list in Patch 3 (Matthew Auld) - Avoid the UAPI change in Patch 5. v4: - Rework the pinned kernel bo dma unmapping in Patch 5. Thomas Hellström (5): drm/xe: Introduce CONFIG_DRM_XE_GPUSVM drm/xe/svm: Fix a potential bo UAF drm/xe/bo: Add a bo remove callback drm/xe/migrate: Allow xe_migrate_vram() also on non-pagefault capable devices drm/xe: Make the PT code handle placement per PTE rather than per vma / range Thomas Hellström (5): drm/xe: Introduce CONFIG_DRM_XE_GPUSVM drm/xe/svm: Fix a potential bo UAF drm/xe/bo: Add a bo remove callback drm/xe/migrate: Allow xe_migrate_vram() also on non-pagefault capable devices drm/xe: Make the PT code handle placement per PTE rather than per vma / range drivers/gpu/drm/xe/Kconfig | 16 +++- drivers/gpu/drm/xe/Makefile | 2 +- drivers/gpu/drm/xe/xe_bo.c | 66 +++++++++++--- drivers/gpu/drm/xe/xe_bo.h | 2 + drivers/gpu/drm/xe/xe_bo_evict.c | 84 +++++++++++++++++- drivers/gpu/drm/xe/xe_bo_evict.h | 3 + drivers/gpu/drm/xe/xe_device.c | 10 ++- drivers/gpu/drm/xe/xe_device_types.h | 10 ++- drivers/gpu/drm/xe/xe_migrate.c | 8 +- drivers/gpu/drm/xe/xe_pt.c | 126 ++++++++++++++------------- drivers/gpu/drm/xe/xe_query.c | 2 +- drivers/gpu/drm/xe/xe_svm.c | 22 ++++- drivers/gpu/drm/xe/xe_svm.h | 73 +++++++++++----- drivers/gpu/drm/xe/xe_vm.c | 2 +- 14 files changed, 316 insertions(+), 110 deletions(-) -- 2.48.1