From: Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>
To: intel-xe@lists.freedesktop.org
Cc: Shekhar Chauhan <shekhar.chauhan@intel.com>,
Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>
Subject: [PATCH 2/3] drm/xe/xe2_hpg: Add PCI IDs for xe2_hpg
Date: Thu, 29 May 2025 17:35:33 +0530 [thread overview]
Message-ID: <20250529120534.531237-3-dnyaneshwar.bhadane@intel.com> (raw)
In-Reply-To: <20250529120534.531237-1-dnyaneshwar.bhadane@intel.com>
From: Shekhar Chauhan <shekhar.chauhan@intel.com>
As per updated Bspec, Sync PCI IDs for BMG.
Signed-off-by: Shekhar Chauhan <shekhar.chauhan@intel.com>
Signed-off-by: Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>
---
include/drm/intel/pciids.h | 7 +++++--
1 file changed, 5 insertions(+), 2 deletions(-)
diff --git a/include/drm/intel/pciids.h b/include/drm/intel/pciids.h
index a7ce9523c50d..129c3172aa5f 100644
--- a/include/drm/intel/pciids.h
+++ b/include/drm/intel/pciids.h
@@ -852,8 +852,11 @@
MACRO__(0xE210, ## __VA_ARGS__), \
MACRO__(0xE211, ## __VA_ARGS__), \
MACRO__(0xE212, ## __VA_ARGS__), \
- MACRO__(0xE215, ## __VA_ARGS__), \
- MACRO__(0xE216, ## __VA_ARGS__)
+ MACRO__(0xE216, ## __VA_ARGS__), \
+ MACRO__(0xE220, ## __VA_ARGS__), \
+ MACRO__(0xE221, ## __VA_ARGS__), \
+ MACRO__(0xE222, ## __VA_ARGS__), \
+ MACRO__(0xE223, ## __VA_ARGS__)
/* PTL */
#define INTEL_PTL_IDS(MACRO__, ...) \
--
2.34.1
next prev parent reply other threads:[~2025-05-29 12:05 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-29 12:05 [PATCH 0/3] drm/xe/bmg: Update PCI Id's and Workarounds Dnyaneshwar Bhadane
2025-05-29 12:05 ` [PATCH 1/3] drm/xe/xe2_hpg: Add set of workarounds Dnyaneshwar Bhadane
2025-05-29 20:55 ` Matt Roper
2025-05-29 12:05 ` Dnyaneshwar Bhadane [this message]
2025-05-29 13:05 ` [PATCH 2/3] drm/xe/xe2_hpg: Add PCI IDs for xe2_hpg Upadhyay, Tejas
2025-05-29 20:57 ` Matt Roper
2025-05-29 12:05 ` [PATCH 3/3] drm/xe/xe2_hpg: Define additional Xe2_HPG GMD_ID Dnyaneshwar Bhadane
2025-05-29 13:12 ` Upadhyay, Tejas
2025-05-29 21:03 ` Matt Roper
2025-05-29 12:53 ` ✓ CI.Patch_applied: success for drm/xe/bmg: Update PCI Id's and Workarounds Patchwork
2025-05-29 12:53 ` ✓ CI.checkpatch: " Patchwork
2025-05-29 12:55 ` ✓ CI.KUnit: " Patchwork
2025-05-29 13:08 ` ✓ CI.Build: " Patchwork
2025-05-29 13:11 ` ✓ CI.Hooks: " Patchwork
2025-05-29 13:12 ` ✓ CI.checksparse: " Patchwork
2025-05-29 20:41 ` ✗ Xe.CI.Full: failure " Patchwork
2025-05-30 4:41 ` ✓ Xe.CI.BAT: success " Patchwork
2025-05-30 6:14 ` ✓ CI.Patch_applied: success for drm/xe/bmg: Update PCI Id's and Workarounds (rev2) Patchwork
2025-05-30 6:14 ` ✓ CI.checkpatch: " Patchwork
2025-05-30 6:15 ` ✓ CI.KUnit: " Patchwork
2025-05-30 6:26 ` ✓ CI.Build: " Patchwork
2025-05-30 6:28 ` ✓ CI.Hooks: " Patchwork
2025-05-30 6:30 ` ✓ CI.checksparse: " Patchwork
2025-05-30 6:57 ` ✓ Xe.CI.BAT: " Patchwork
2025-05-31 4:54 ` ✗ Xe.CI.Full: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250529120534.531237-3-dnyaneshwar.bhadane@intel.com \
--to=dnyaneshwar.bhadane@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=shekhar.chauhan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox