intel-xe.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
From: Lucas De Marchi <lucas.demarchi@intel.com>
To: intel-xe@lists.freedesktop.org
Cc: Lucas De Marchi <lucas.demarchi@intel.com>,
	Matthew Brost <matthew.brost@intel.com>,
	Gwan-gyeong Mun <gwan-gyeong.mun@intel.com>,
	Francois Dugast <francois.dugast@intel.com>,
	Priyanka Dandamudi <priyanka.dandamudi@intel.com>,
	Matt Roper <matthew.d.roper@intel.com>
Subject: [PATCH 0/2] drm/xe/xe3p: Add page fault prefetch bit handling
Date: Fri,  7 Nov 2025 10:10:23 -0800	[thread overview]
Message-ID: <20251107-pagefault-prefetch-v1-0-93291d619126@intel.com> (raw)

First patch is just some prep work. Second patch contains the details
about the new bit in the page fault descriptor for Xe3p.

Sharing this for early review and CI - the previous implementation was
done before the page fault overhaul from commit 816e12793c6d ("drm/xe:
Remove unused GT page fault code"). I'm still working to get all the
pieces together to be able to test in the relevant platforms.

Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
---
Lucas De Marchi (2):
      drm/xe: Coalesce pagefault logging
      drm/xe/xe3p: Add support for prefetch page fault

 drivers/gpu/drm/xe/xe_gt_stats.c        |  1 +
 drivers/gpu/drm/xe/xe_gt_stats_types.h  |  1 +
 drivers/gpu/drm/xe/xe_guc_fwif.h        |  5 +++--
 drivers/gpu/drm/xe/xe_guc_pagefault.c   |  2 ++
 drivers/gpu/drm/xe/xe_pagefault.c       | 22 +++++++++++++++-------
 drivers/gpu/drm/xe/xe_pagefault_types.h |  7 ++++++-
 6 files changed, 28 insertions(+), 10 deletions(-)

base-commit: c52463739ee9b9e6cdc34d31aa705c75c82679ec
change-id: 20251107-pagefault-prefetch-6177a6a30c47

Lucas De Marchi


             reply	other threads:[~2025-11-07 18:11 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-11-07 18:10 Lucas De Marchi [this message]
2025-11-07 18:10 ` [PATCH 1/2] drm/xe: Coalesce pagefault logging Lucas De Marchi
2025-11-10 23:47   ` Summers, Stuart
2025-11-07 18:10 ` [PATCH 2/2] drm/xe/xe3p: Add support for prefetch page fault Lucas De Marchi
2025-11-07 18:51   ` Matt Roper
2025-11-07 19:16     ` Lucas De Marchi
2025-11-11  0:03   ` Summers, Stuart
2025-11-07 18:18 ` ✓ CI.KUnit: success for drm/xe/xe3p: Add page fault prefetch bit handling Patchwork
2025-11-07 19:17 ` ✓ Xe.CI.BAT: " Patchwork
2025-11-09  3:01 ` ✗ Xe.CI.Full: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20251107-pagefault-prefetch-v1-0-93291d619126@intel.com \
    --to=lucas.demarchi@intel.com \
    --cc=francois.dugast@intel.com \
    --cc=gwan-gyeong.mun@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=matthew.brost@intel.com \
    --cc=matthew.d.roper@intel.com \
    --cc=priyanka.dandamudi@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).