* ✗ CI.checkpatch: warning for drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
@ 2026-04-02 9:27 ` Patchwork
2026-04-02 9:27 ` [PATCH] " Matthew Auld
` (4 subsequent siblings)
5 siblings, 0 replies; 9+ messages in thread
From: Patchwork @ 2026-04-02 9:27 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
== Series Details ==
Series: drm/xe: Fix slab-out-of-bounds on PT update ops retry
URL : https://patchwork.freedesktop.org/series/164284/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
1f57ba1afceae32108bd24770069f764d940a0e4
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit a3a10f7f6d020215ef9c00e258b58af9475806eb
Author: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Date: Thu Apr 2 11:15:39 2026 +0200
drm/xe: Fix slab-out-of-bounds on PT update ops retry
xe_pt_update_ops_prepare() calls xe_pt_update_ops_init() at the start of
each invocation to reset per-attempt state, but current_op was not
included in that reset. When vm_bind_ioctl_ops_execute() retries due to
ww-mutex contention (drm_exec_retry_on_contention), ops_execute() calls
xe_pt_update_ops_prepare() again. The second call walks the same op list
and fills ops[] starting from current_op, which still holds the value
from the first attempt. This indexes past the end of the ops array
allocated by xe_vma_ops_alloc(), whose size was computed for a single
pass.
KASAN reported:
BUG: KASAN: slab-out-of-bounds in bind_op_prepare+0x89c/0xae0 [xe]
Write of size 8 at addr ffff88812e72bae8 by task xe_evict/2848
[...]
bind_op_prepare+0x89c/0xae0 [xe]
xe_pt_update_ops_prepare+0xbd0/0x1570 [xe]
ops_execute+0x3ae/0x2030 [xe]
vm_bind_ioctl_ops_execute+0x4d5/0xed0 [xe]
The write lands at ops[1].vma (offset 360 into the second element of a
one-element 384-byte allocation) because entries[] is exactly 360 bytes
and current_op was 1 at the start of the retried prepare pass.
Fix by resetting current_op to 0 in xe_pt_update_ops_init().
Fixes: e8babb280b5e ("drm/xe: Convert multiple bind ops into single job")
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: Matthew Auld <matthew.auld@intel.com>
Cc: <stable@vger.kernel.org> # v6.12+
Assisted-by: GitHub Copilot:claude-sonnet-4.6
Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
+ /mt/dim checkpatch 5ab3838428d9d2baa881cb9b23a30cc77e5c893c drm-intel
a3a10f7f6d02 drm/xe: Fix slab-out-of-bounds on PT update ops retry
-:38: WARNING:BAD_SIGN_OFF: Non-standard signature: Assisted-by:
#38:
Assisted-by: GitHub Copilot:claude-sonnet-4.6
-:38: ERROR:BAD_SIGN_OFF: Unrecognized email address: 'GitHub Copilot:claude-sonnet-4.6'
#38:
Assisted-by: GitHub Copilot:claude-sonnet-4.6
total: 1 errors, 1 warnings, 0 checks, 7 lines checked
^ permalink raw reply [flat|nested] 9+ messages in thread* Re: [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
2026-04-02 9:27 ` ✗ CI.checkpatch: warning for " Patchwork
@ 2026-04-02 9:27 ` Matthew Auld
2026-04-02 9:28 ` ✓ CI.KUnit: success for " Patchwork
` (3 subsequent siblings)
5 siblings, 0 replies; 9+ messages in thread
From: Matthew Auld @ 2026-04-02 9:27 UTC (permalink / raw)
To: Thomas Hellström, intel-xe; +Cc: Matthew Brost, stable
On 02/04/2026 10:15, Thomas Hellström wrote:
> xe_pt_update_ops_prepare() calls xe_pt_update_ops_init() at the start of
> each invocation to reset per-attempt state, but current_op was not
> included in that reset. When vm_bind_ioctl_ops_execute() retries due to
> ww-mutex contention (drm_exec_retry_on_contention), ops_execute() calls
> xe_pt_update_ops_prepare() again. The second call walks the same op list
> and fills ops[] starting from current_op, which still holds the value
> from the first attempt. This indexes past the end of the ops array
> allocated by xe_vma_ops_alloc(), whose size was computed for a single
> pass.
>
> KASAN reported:
> BUG: KASAN: slab-out-of-bounds in bind_op_prepare+0x89c/0xae0 [xe]
> Write of size 8 at addr ffff88812e72bae8 by task xe_evict/2848
> [...]
> bind_op_prepare+0x89c/0xae0 [xe]
> xe_pt_update_ops_prepare+0xbd0/0x1570 [xe]
> ops_execute+0x3ae/0x2030 [xe]
> vm_bind_ioctl_ops_execute+0x4d5/0xed0 [xe]
>
> The write lands at ops[1].vma (offset 360 into the second element of a
> one-element 384-byte allocation) because entries[] is exactly 360 bytes
> and current_op was 1 at the start of the retried prepare pass.
>
> Fix by resetting current_op to 0 in xe_pt_update_ops_init().
>
> Fixes: e8babb280b5e ("drm/xe: Convert multiple bind ops into single job")
> Cc: Matthew Brost <matthew.brost@intel.com>
> Cc: Matthew Auld <matthew.auld@intel.com>
> Cc: <stable@vger.kernel.org> # v6.12+
> Assisted-by: GitHub Copilot:claude-sonnet-4.6
Out of curiosity, was it able to suggest the fix given the KASAN splat?
> Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
> ---
> drivers/gpu/drm/xe/xe_pt.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/gpu/drm/xe/xe_pt.c b/drivers/gpu/drm/xe/xe_pt.c
> index 8e5f4f0dea3f..3607cd57fc4c 100644
> --- a/drivers/gpu/drm/xe/xe_pt.c
> +++ b/drivers/gpu/drm/xe/xe_pt.c
> @@ -2291,6 +2291,7 @@ xe_pt_update_ops_init(struct xe_vm_pgtable_update_ops *pt_update_ops)
> init_llist_head(&pt_update_ops->deferred);
> pt_update_ops->start = ~0x0ull;
> pt_update_ops->last = 0x0ull;
> + pt_update_ops->current_op = 0;
> xe_page_reclaim_list_init(&pt_update_ops->prl);
> }
>
^ permalink raw reply [flat|nested] 9+ messages in thread* ✓ CI.KUnit: success for drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
2026-04-02 9:27 ` ✗ CI.checkpatch: warning for " Patchwork
2026-04-02 9:27 ` [PATCH] " Matthew Auld
@ 2026-04-02 9:28 ` Patchwork
2026-04-02 10:13 ` ✓ Xe.CI.BAT: " Patchwork
` (2 subsequent siblings)
5 siblings, 0 replies; 9+ messages in thread
From: Patchwork @ 2026-04-02 9:28 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
== Series Details ==
Series: drm/xe: Fix slab-out-of-bounds on PT update ops retry
URL : https://patchwork.freedesktop.org/series/164284/
State : success
== Summary ==
+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[09:27:31] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[09:27:35] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[09:28:06] Starting KUnit Kernel (1/1)...
[09:28:06] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[09:28:06] ================== guc_buf (11 subtests) ===================
[09:28:06] [PASSED] test_smallest
[09:28:06] [PASSED] test_largest
[09:28:06] [PASSED] test_granular
[09:28:06] [PASSED] test_unique
[09:28:06] [PASSED] test_overlap
[09:28:06] [PASSED] test_reusable
[09:28:06] [PASSED] test_too_big
[09:28:06] [PASSED] test_flush
[09:28:06] [PASSED] test_lookup
[09:28:06] [PASSED] test_data
[09:28:06] [PASSED] test_class
[09:28:06] ===================== [PASSED] guc_buf =====================
[09:28:06] =================== guc_dbm (7 subtests) ===================
[09:28:06] [PASSED] test_empty
[09:28:06] [PASSED] test_default
[09:28:06] ======================== test_size ========================
[09:28:06] [PASSED] 4
[09:28:06] [PASSED] 8
[09:28:06] [PASSED] 32
[09:28:06] [PASSED] 256
[09:28:06] ==================== [PASSED] test_size ====================
[09:28:06] ======================= test_reuse ========================
[09:28:06] [PASSED] 4
[09:28:06] [PASSED] 8
[09:28:06] [PASSED] 32
[09:28:06] [PASSED] 256
[09:28:06] =================== [PASSED] test_reuse ====================
[09:28:06] =================== test_range_overlap ====================
[09:28:06] [PASSED] 4
[09:28:06] [PASSED] 8
[09:28:06] [PASSED] 32
[09:28:06] [PASSED] 256
[09:28:06] =============== [PASSED] test_range_overlap ================
[09:28:06] =================== test_range_compact ====================
[09:28:06] [PASSED] 4
[09:28:06] [PASSED] 8
[09:28:06] [PASSED] 32
[09:28:06] [PASSED] 256
[09:28:06] =============== [PASSED] test_range_compact ================
[09:28:06] ==================== test_range_spare =====================
[09:28:06] [PASSED] 4
[09:28:06] [PASSED] 8
[09:28:06] [PASSED] 32
[09:28:06] [PASSED] 256
[09:28:06] ================ [PASSED] test_range_spare =================
[09:28:06] ===================== [PASSED] guc_dbm =====================
[09:28:06] =================== guc_idm (6 subtests) ===================
[09:28:06] [PASSED] bad_init
[09:28:06] [PASSED] no_init
[09:28:06] [PASSED] init_fini
[09:28:06] [PASSED] check_used
[09:28:06] [PASSED] check_quota
[09:28:06] [PASSED] check_all
[09:28:06] ===================== [PASSED] guc_idm =====================
[09:28:06] ================== no_relay (3 subtests) ===================
[09:28:06] [PASSED] xe_drops_guc2pf_if_not_ready
[09:28:06] [PASSED] xe_drops_guc2vf_if_not_ready
[09:28:06] [PASSED] xe_rejects_send_if_not_ready
[09:28:06] ==================== [PASSED] no_relay =====================
[09:28:06] ================== pf_relay (14 subtests) ==================
[09:28:06] [PASSED] pf_rejects_guc2pf_too_short
[09:28:06] [PASSED] pf_rejects_guc2pf_too_long
[09:28:06] [PASSED] pf_rejects_guc2pf_no_payload
[09:28:06] [PASSED] pf_fails_no_payload
[09:28:06] [PASSED] pf_fails_bad_origin
[09:28:06] [PASSED] pf_fails_bad_type
[09:28:06] [PASSED] pf_txn_reports_error
[09:28:06] [PASSED] pf_txn_sends_pf2guc
[09:28:06] [PASSED] pf_sends_pf2guc
[09:28:06] [SKIPPED] pf_loopback_nop
[09:28:06] [SKIPPED] pf_loopback_echo
[09:28:06] [SKIPPED] pf_loopback_fail
[09:28:06] [SKIPPED] pf_loopback_busy
[09:28:06] [SKIPPED] pf_loopback_retry
[09:28:06] ==================== [PASSED] pf_relay =====================
[09:28:06] ================== vf_relay (3 subtests) ===================
[09:28:06] [PASSED] vf_rejects_guc2vf_too_short
[09:28:06] [PASSED] vf_rejects_guc2vf_too_long
[09:28:06] [PASSED] vf_rejects_guc2vf_no_payload
[09:28:06] ==================== [PASSED] vf_relay =====================
[09:28:06] ================ pf_gt_config (9 subtests) =================
[09:28:06] [PASSED] fair_contexts_1vf
[09:28:06] [PASSED] fair_doorbells_1vf
[09:28:06] [PASSED] fair_ggtt_1vf
[09:28:06] ====================== fair_vram_1vf ======================
[09:28:06] [PASSED] 3.50 GiB
[09:28:06] [PASSED] 11.5 GiB
[09:28:06] [PASSED] 15.5 GiB
[09:28:06] [PASSED] 31.5 GiB
[09:28:06] [PASSED] 63.5 GiB
[09:28:06] [PASSED] 1.91 GiB
[09:28:06] ================== [PASSED] fair_vram_1vf ==================
[09:28:06] ================ fair_vram_1vf_admin_only =================
[09:28:06] [PASSED] 3.50 GiB
[09:28:06] [PASSED] 11.5 GiB
[09:28:06] [PASSED] 15.5 GiB
[09:28:06] [PASSED] 31.5 GiB
[09:28:06] [PASSED] 63.5 GiB
[09:28:06] [PASSED] 1.91 GiB
[09:28:06] ============ [PASSED] fair_vram_1vf_admin_only =============
[09:28:06] ====================== fair_contexts ======================
[09:28:06] [PASSED] 1 VF
[09:28:06] [PASSED] 2 VFs
[09:28:06] [PASSED] 3 VFs
[09:28:06] [PASSED] 4 VFs
[09:28:06] [PASSED] 5 VFs
[09:28:06] [PASSED] 6 VFs
[09:28:06] [PASSED] 7 VFs
[09:28:06] [PASSED] 8 VFs
[09:28:06] [PASSED] 9 VFs
[09:28:06] [PASSED] 10 VFs
[09:28:06] [PASSED] 11 VFs
[09:28:06] [PASSED] 12 VFs
[09:28:06] [PASSED] 13 VFs
[09:28:06] [PASSED] 14 VFs
[09:28:06] [PASSED] 15 VFs
[09:28:06] [PASSED] 16 VFs
[09:28:06] [PASSED] 17 VFs
[09:28:06] [PASSED] 18 VFs
[09:28:06] [PASSED] 19 VFs
[09:28:06] [PASSED] 20 VFs
[09:28:06] [PASSED] 21 VFs
[09:28:06] [PASSED] 22 VFs
[09:28:06] [PASSED] 23 VFs
[09:28:06] [PASSED] 24 VFs
[09:28:06] [PASSED] 25 VFs
[09:28:06] [PASSED] 26 VFs
[09:28:06] [PASSED] 27 VFs
[09:28:06] [PASSED] 28 VFs
[09:28:06] [PASSED] 29 VFs
[09:28:06] [PASSED] 30 VFs
[09:28:06] [PASSED] 31 VFs
[09:28:06] [PASSED] 32 VFs
[09:28:06] [PASSED] 33 VFs
[09:28:06] [PASSED] 34 VFs
[09:28:06] [PASSED] 35 VFs
[09:28:06] [PASSED] 36 VFs
[09:28:06] [PASSED] 37 VFs
[09:28:06] [PASSED] 38 VFs
[09:28:06] [PASSED] 39 VFs
[09:28:06] [PASSED] 40 VFs
[09:28:06] [PASSED] 41 VFs
[09:28:06] [PASSED] 42 VFs
[09:28:06] [PASSED] 43 VFs
[09:28:06] [PASSED] 44 VFs
[09:28:06] [PASSED] 45 VFs
[09:28:06] [PASSED] 46 VFs
[09:28:06] [PASSED] 47 VFs
[09:28:06] [PASSED] 48 VFs
[09:28:06] [PASSED] 49 VFs
[09:28:06] [PASSED] 50 VFs
[09:28:06] [PASSED] 51 VFs
[09:28:06] [PASSED] 52 VFs
[09:28:06] [PASSED] 53 VFs
[09:28:06] [PASSED] 54 VFs
[09:28:06] [PASSED] 55 VFs
[09:28:06] [PASSED] 56 VFs
[09:28:06] [PASSED] 57 VFs
[09:28:06] [PASSED] 58 VFs
[09:28:06] [PASSED] 59 VFs
[09:28:06] [PASSED] 60 VFs
[09:28:06] [PASSED] 61 VFs
[09:28:06] [PASSED] 62 VFs
[09:28:06] [PASSED] 63 VFs
[09:28:06] ================== [PASSED] fair_contexts ==================
[09:28:06] ===================== fair_doorbells ======================
[09:28:06] [PASSED] 1 VF
[09:28:06] [PASSED] 2 VFs
[09:28:06] [PASSED] 3 VFs
[09:28:06] [PASSED] 4 VFs
[09:28:06] [PASSED] 5 VFs
[09:28:06] [PASSED] 6 VFs
[09:28:06] [PASSED] 7 VFs
[09:28:06] [PASSED] 8 VFs
[09:28:06] [PASSED] 9 VFs
[09:28:06] [PASSED] 10 VFs
[09:28:06] [PASSED] 11 VFs
[09:28:06] [PASSED] 12 VFs
[09:28:06] [PASSED] 13 VFs
[09:28:06] [PASSED] 14 VFs
[09:28:06] [PASSED] 15 VFs
[09:28:06] [PASSED] 16 VFs
[09:28:06] [PASSED] 17 VFs
[09:28:06] [PASSED] 18 VFs
[09:28:06] [PASSED] 19 VFs
[09:28:06] [PASSED] 20 VFs
[09:28:06] [PASSED] 21 VFs
[09:28:06] [PASSED] 22 VFs
[09:28:06] [PASSED] 23 VFs
[09:28:06] [PASSED] 24 VFs
[09:28:06] [PASSED] 25 VFs
[09:28:06] [PASSED] 26 VFs
[09:28:06] [PASSED] 27 VFs
[09:28:06] [PASSED] 28 VFs
[09:28:06] [PASSED] 29 VFs
[09:28:06] [PASSED] 30 VFs
[09:28:06] [PASSED] 31 VFs
[09:28:06] [PASSED] 32 VFs
[09:28:06] [PASSED] 33 VFs
[09:28:06] [PASSED] 34 VFs
[09:28:06] [PASSED] 35 VFs
[09:28:06] [PASSED] 36 VFs
[09:28:06] [PASSED] 37 VFs
[09:28:06] [PASSED] 38 VFs
[09:28:06] [PASSED] 39 VFs
[09:28:06] [PASSED] 40 VFs
[09:28:06] [PASSED] 41 VFs
[09:28:06] [PASSED] 42 VFs
[09:28:06] [PASSED] 43 VFs
[09:28:06] [PASSED] 44 VFs
[09:28:06] [PASSED] 45 VFs
[09:28:06] [PASSED] 46 VFs
[09:28:06] [PASSED] 47 VFs
[09:28:06] [PASSED] 48 VFs
[09:28:06] [PASSED] 49 VFs
[09:28:06] [PASSED] 50 VFs
[09:28:06] [PASSED] 51 VFs
[09:28:06] [PASSED] 52 VFs
[09:28:06] [PASSED] 53 VFs
[09:28:06] [PASSED] 54 VFs
[09:28:06] [PASSED] 55 VFs
[09:28:06] [PASSED] 56 VFs
[09:28:06] [PASSED] 57 VFs
[09:28:06] [PASSED] 58 VFs
[09:28:06] [PASSED] 59 VFs
[09:28:06] [PASSED] 60 VFs
[09:28:06] [PASSED] 61 VFs
[09:28:07] [PASSED] 62 VFs
[09:28:07] [PASSED] 63 VFs
[09:28:07] ================= [PASSED] fair_doorbells ==================
[09:28:07] ======================== fair_ggtt ========================
[09:28:07] [PASSED] 1 VF
[09:28:07] [PASSED] 2 VFs
[09:28:07] [PASSED] 3 VFs
[09:28:07] [PASSED] 4 VFs
[09:28:07] [PASSED] 5 VFs
[09:28:07] [PASSED] 6 VFs
[09:28:07] [PASSED] 7 VFs
[09:28:07] [PASSED] 8 VFs
[09:28:07] [PASSED] 9 VFs
[09:28:07] [PASSED] 10 VFs
[09:28:07] [PASSED] 11 VFs
[09:28:07] [PASSED] 12 VFs
[09:28:07] [PASSED] 13 VFs
[09:28:07] [PASSED] 14 VFs
[09:28:07] [PASSED] 15 VFs
[09:28:07] [PASSED] 16 VFs
[09:28:07] [PASSED] 17 VFs
[09:28:07] [PASSED] 18 VFs
[09:28:07] [PASSED] 19 VFs
[09:28:07] [PASSED] 20 VFs
[09:28:07] [PASSED] 21 VFs
[09:28:07] [PASSED] 22 VFs
[09:28:07] [PASSED] 23 VFs
[09:28:07] [PASSED] 24 VFs
[09:28:07] [PASSED] 25 VFs
[09:28:07] [PASSED] 26 VFs
[09:28:07] [PASSED] 27 VFs
[09:28:07] [PASSED] 28 VFs
[09:28:07] [PASSED] 29 VFs
[09:28:07] [PASSED] 30 VFs
[09:28:07] [PASSED] 31 VFs
[09:28:07] [PASSED] 32 VFs
[09:28:07] [PASSED] 33 VFs
[09:28:07] [PASSED] 34 VFs
[09:28:07] [PASSED] 35 VFs
[09:28:07] [PASSED] 36 VFs
[09:28:07] [PASSED] 37 VFs
[09:28:07] [PASSED] 38 VFs
[09:28:07] [PASSED] 39 VFs
[09:28:07] [PASSED] 40 VFs
[09:28:07] [PASSED] 41 VFs
[09:28:07] [PASSED] 42 VFs
[09:28:07] [PASSED] 43 VFs
[09:28:07] [PASSED] 44 VFs
[09:28:07] [PASSED] 45 VFs
[09:28:07] [PASSED] 46 VFs
[09:28:07] [PASSED] 47 VFs
[09:28:07] [PASSED] 48 VFs
[09:28:07] [PASSED] 49 VFs
[09:28:07] [PASSED] 50 VFs
[09:28:07] [PASSED] 51 VFs
[09:28:07] [PASSED] 52 VFs
[09:28:07] [PASSED] 53 VFs
[09:28:07] [PASSED] 54 VFs
[09:28:07] [PASSED] 55 VFs
[09:28:07] [PASSED] 56 VFs
[09:28:07] [PASSED] 57 VFs
[09:28:07] [PASSED] 58 VFs
[09:28:07] [PASSED] 59 VFs
[09:28:07] [PASSED] 60 VFs
[09:28:07] [PASSED] 61 VFs
[09:28:07] [PASSED] 62 VFs
[09:28:07] [PASSED] 63 VFs
[09:28:07] ==================== [PASSED] fair_ggtt ====================
[09:28:07] ======================== fair_vram ========================
[09:28:07] [PASSED] 1 VF
[09:28:07] [PASSED] 2 VFs
[09:28:07] [PASSED] 3 VFs
[09:28:07] [PASSED] 4 VFs
[09:28:07] [PASSED] 5 VFs
[09:28:07] [PASSED] 6 VFs
[09:28:07] [PASSED] 7 VFs
[09:28:07] [PASSED] 8 VFs
[09:28:07] [PASSED] 9 VFs
[09:28:07] [PASSED] 10 VFs
[09:28:07] [PASSED] 11 VFs
[09:28:07] [PASSED] 12 VFs
[09:28:07] [PASSED] 13 VFs
[09:28:07] [PASSED] 14 VFs
[09:28:07] [PASSED] 15 VFs
[09:28:07] [PASSED] 16 VFs
[09:28:07] [PASSED] 17 VFs
[09:28:07] [PASSED] 18 VFs
[09:28:07] [PASSED] 19 VFs
[09:28:07] [PASSED] 20 VFs
[09:28:07] [PASSED] 21 VFs
[09:28:07] [PASSED] 22 VFs
[09:28:07] [PASSED] 23 VFs
[09:28:07] [PASSED] 24 VFs
[09:28:07] [PASSED] 25 VFs
[09:28:07] [PASSED] 26 VFs
[09:28:07] [PASSED] 27 VFs
[09:28:07] [PASSED] 28 VFs
[09:28:07] [PASSED] 29 VFs
[09:28:07] [PASSED] 30 VFs
[09:28:07] [PASSED] 31 VFs
[09:28:07] [PASSED] 32 VFs
[09:28:07] [PASSED] 33 VFs
[09:28:07] [PASSED] 34 VFs
[09:28:07] [PASSED] 35 VFs
[09:28:07] [PASSED] 36 VFs
[09:28:07] [PASSED] 37 VFs
[09:28:07] [PASSED] 38 VFs
[09:28:07] [PASSED] 39 VFs
[09:28:07] [PASSED] 40 VFs
[09:28:07] [PASSED] 41 VFs
[09:28:07] [PASSED] 42 VFs
[09:28:07] [PASSED] 43 VFs
[09:28:07] [PASSED] 44 VFs
[09:28:07] [PASSED] 45 VFs
[09:28:07] [PASSED] 46 VFs
[09:28:07] [PASSED] 47 VFs
[09:28:07] [PASSED] 48 VFs
[09:28:07] [PASSED] 49 VFs
[09:28:07] [PASSED] 50 VFs
[09:28:07] [PASSED] 51 VFs
[09:28:07] [PASSED] 52 VFs
[09:28:07] [PASSED] 53 VFs
[09:28:07] [PASSED] 54 VFs
[09:28:07] [PASSED] 55 VFs
[09:28:07] [PASSED] 56 VFs
[09:28:07] [PASSED] 57 VFs
[09:28:07] [PASSED] 58 VFs
[09:28:07] [PASSED] 59 VFs
[09:28:07] [PASSED] 60 VFs
[09:28:07] [PASSED] 61 VFs
[09:28:07] [PASSED] 62 VFs
[09:28:07] [PASSED] 63 VFs
[09:28:07] ==================== [PASSED] fair_vram ====================
[09:28:07] ================== [PASSED] pf_gt_config ===================
[09:28:07] ===================== lmtt (1 subtest) =====================
[09:28:07] ======================== test_ops =========================
[09:28:07] [PASSED] 2-level
[09:28:07] [PASSED] multi-level
[09:28:07] ==================== [PASSED] test_ops =====================
[09:28:07] ====================== [PASSED] lmtt =======================
[09:28:07] ================= pf_service (11 subtests) =================
[09:28:07] [PASSED] pf_negotiate_any
[09:28:07] [PASSED] pf_negotiate_base_match
[09:28:07] [PASSED] pf_negotiate_base_newer
[09:28:07] [PASSED] pf_negotiate_base_next
[09:28:07] [SKIPPED] pf_negotiate_base_older
[09:28:07] [PASSED] pf_negotiate_base_prev
[09:28:07] [PASSED] pf_negotiate_latest_match
[09:28:07] [PASSED] pf_negotiate_latest_newer
[09:28:07] [PASSED] pf_negotiate_latest_next
[09:28:07] [SKIPPED] pf_negotiate_latest_older
[09:28:07] [SKIPPED] pf_negotiate_latest_prev
[09:28:07] =================== [PASSED] pf_service ====================
[09:28:07] ================= xe_guc_g2g (2 subtests) ==================
[09:28:07] ============== xe_live_guc_g2g_kunit_default ==============
[09:28:07] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[09:28:07] ============== xe_live_guc_g2g_kunit_allmem ===============
[09:28:07] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[09:28:07] =================== [SKIPPED] xe_guc_g2g ===================
[09:28:07] =================== xe_mocs (2 subtests) ===================
[09:28:07] ================ xe_live_mocs_kernel_kunit ================
[09:28:07] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[09:28:07] ================ xe_live_mocs_reset_kunit =================
[09:28:07] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[09:28:07] ==================== [SKIPPED] xe_mocs =====================
[09:28:07] ================= xe_migrate (2 subtests) ==================
[09:28:07] ================= xe_migrate_sanity_kunit =================
[09:28:07] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[09:28:07] ================== xe_validate_ccs_kunit ==================
[09:28:07] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[09:28:07] =================== [SKIPPED] xe_migrate ===================
[09:28:07] ================== xe_dma_buf (1 subtest) ==================
[09:28:07] ==================== xe_dma_buf_kunit =====================
[09:28:07] ================ [SKIPPED] xe_dma_buf_kunit ================
[09:28:07] =================== [SKIPPED] xe_dma_buf ===================
[09:28:07] ================= xe_bo_shrink (1 subtest) =================
[09:28:07] =================== xe_bo_shrink_kunit ====================
[09:28:07] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[09:28:07] ================== [SKIPPED] xe_bo_shrink ==================
[09:28:07] ==================== xe_bo (2 subtests) ====================
[09:28:07] ================== xe_ccs_migrate_kunit ===================
[09:28:07] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[09:28:07] ==================== xe_bo_evict_kunit ====================
[09:28:07] =============== [SKIPPED] xe_bo_evict_kunit ================
[09:28:07] ===================== [SKIPPED] xe_bo ======================
[09:28:07] ==================== args (13 subtests) ====================
[09:28:07] [PASSED] count_args_test
[09:28:07] [PASSED] call_args_example
[09:28:07] [PASSED] call_args_test
[09:28:07] [PASSED] drop_first_arg_example
[09:28:07] [PASSED] drop_first_arg_test
[09:28:07] [PASSED] first_arg_example
[09:28:07] [PASSED] first_arg_test
[09:28:07] [PASSED] last_arg_example
[09:28:07] [PASSED] last_arg_test
[09:28:07] [PASSED] pick_arg_example
[09:28:07] [PASSED] if_args_example
[09:28:07] [PASSED] if_args_test
[09:28:07] [PASSED] sep_comma_example
[09:28:07] ====================== [PASSED] args =======================
[09:28:07] =================== xe_pci (3 subtests) ====================
[09:28:07] ==================== check_graphics_ip ====================
[09:28:07] [PASSED] 12.00 Xe_LP
[09:28:07] [PASSED] 12.10 Xe_LP+
[09:28:07] [PASSED] 12.55 Xe_HPG
[09:28:07] [PASSED] 12.60 Xe_HPC
[09:28:07] [PASSED] 12.70 Xe_LPG
[09:28:07] [PASSED] 12.71 Xe_LPG
[09:28:07] [PASSED] 12.74 Xe_LPG+
[09:28:07] [PASSED] 20.01 Xe2_HPG
[09:28:07] [PASSED] 20.02 Xe2_HPG
[09:28:07] [PASSED] 20.04 Xe2_LPG
[09:28:07] [PASSED] 30.00 Xe3_LPG
[09:28:07] [PASSED] 30.01 Xe3_LPG
[09:28:07] [PASSED] 30.03 Xe3_LPG
[09:28:07] [PASSED] 30.04 Xe3_LPG
[09:28:07] [PASSED] 30.05 Xe3_LPG
[09:28:07] [PASSED] 35.10 Xe3p_LPG
[09:28:07] [PASSED] 35.11 Xe3p_XPC
[09:28:07] ================ [PASSED] check_graphics_ip ================
[09:28:07] ===================== check_media_ip ======================
[09:28:07] [PASSED] 12.00 Xe_M
[09:28:07] [PASSED] 12.55 Xe_HPM
[09:28:07] [PASSED] 13.00 Xe_LPM+
[09:28:07] [PASSED] 13.01 Xe2_HPM
[09:28:07] [PASSED] 20.00 Xe2_LPM
[09:28:07] [PASSED] 30.00 Xe3_LPM
[09:28:07] [PASSED] 30.02 Xe3_LPM
[09:28:07] [PASSED] 35.00 Xe3p_LPM
[09:28:07] [PASSED] 35.03 Xe3p_HPM
[09:28:07] ================= [PASSED] check_media_ip ==================
[09:28:07] =================== check_platform_desc ===================
[09:28:07] [PASSED] 0x9A60 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A68 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A70 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A40 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A49 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A59 (TIGERLAKE)
[09:28:07] [PASSED] 0x9A78 (TIGERLAKE)
[09:28:07] [PASSED] 0x9AC0 (TIGERLAKE)
[09:28:07] [PASSED] 0x9AC9 (TIGERLAKE)
[09:28:07] [PASSED] 0x9AD9 (TIGERLAKE)
[09:28:07] [PASSED] 0x9AF8 (TIGERLAKE)
[09:28:07] [PASSED] 0x4C80 (ROCKETLAKE)
[09:28:07] [PASSED] 0x4C8A (ROCKETLAKE)
[09:28:07] [PASSED] 0x4C8B (ROCKETLAKE)
[09:28:07] [PASSED] 0x4C8C (ROCKETLAKE)
[09:28:07] [PASSED] 0x4C90 (ROCKETLAKE)
[09:28:07] [PASSED] 0x4C9A (ROCKETLAKE)
[09:28:07] [PASSED] 0x4680 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4682 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4688 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x468A (ALDERLAKE_S)
[09:28:07] [PASSED] 0x468B (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4690 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4692 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4693 (ALDERLAKE_S)
[09:28:07] [PASSED] 0x46A0 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46A1 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46A2 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46A3 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46A6 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46A8 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46AA (ALDERLAKE_P)
[09:28:07] [PASSED] 0x462A (ALDERLAKE_P)
[09:28:07] [PASSED] 0x4626 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x4628 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46B0 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46B1 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46B2 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46B3 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46C0 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46C1 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46C2 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46C3 (ALDERLAKE_P)
[09:28:07] [PASSED] 0x46D0 (ALDERLAKE_N)
[09:28:07] [PASSED] 0x46D1 (ALDERLAKE_N)
[09:28:07] [PASSED] 0x46D2 (ALDERLAKE_N)
[09:28:07] [PASSED] 0x46D3 (ALDERLAKE_N)
[09:28:07] [PASSED] 0x46D4 (ALDERLAKE_N)
[09:28:07] [PASSED] 0xA721 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7A1 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7A9 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7AC (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7AD (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA720 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7A0 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7A8 (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7AA (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA7AB (ALDERLAKE_P)
[09:28:07] [PASSED] 0xA780 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA781 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA782 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA783 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA788 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA789 (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA78A (ALDERLAKE_S)
[09:28:07] [PASSED] 0xA78B (ALDERLAKE_S)
[09:28:07] [PASSED] 0x4905 (DG1)
[09:28:07] [PASSED] 0x4906 (DG1)
[09:28:07] [PASSED] 0x4907 (DG1)
[09:28:07] [PASSED] 0x4908 (DG1)
[09:28:07] [PASSED] 0x4909 (DG1)
[09:28:07] [PASSED] 0x56C0 (DG2)
[09:28:07] [PASSED] 0x56C2 (DG2)
[09:28:07] [PASSED] 0x56C1 (DG2)
[09:28:07] [PASSED] 0x7D51 (METEORLAKE)
[09:28:07] [PASSED] 0x7DD1 (METEORLAKE)
[09:28:07] [PASSED] 0x7D41 (METEORLAKE)
[09:28:07] [PASSED] 0x7D67 (METEORLAKE)
[09:28:07] [PASSED] 0xB640 (METEORLAKE)
[09:28:07] [PASSED] 0x56A0 (DG2)
[09:28:07] [PASSED] 0x56A1 (DG2)
[09:28:07] [PASSED] 0x56A2 (DG2)
[09:28:07] [PASSED] 0x56BE (DG2)
[09:28:07] [PASSED] 0x56BF (DG2)
[09:28:07] [PASSED] 0x5690 (DG2)
[09:28:07] [PASSED] 0x5691 (DG2)
[09:28:07] [PASSED] 0x5692 (DG2)
[09:28:07] [PASSED] 0x56A5 (DG2)
[09:28:07] [PASSED] 0x56A6 (DG2)
[09:28:07] [PASSED] 0x56B0 (DG2)
[09:28:07] [PASSED] 0x56B1 (DG2)
[09:28:07] [PASSED] 0x56BA (DG2)
[09:28:07] [PASSED] 0x56BB (DG2)
[09:28:07] [PASSED] 0x56BC (DG2)
[09:28:07] [PASSED] 0x56BD (DG2)
[09:28:07] [PASSED] 0x5693 (DG2)
[09:28:07] [PASSED] 0x5694 (DG2)
[09:28:07] [PASSED] 0x5695 (DG2)
[09:28:07] [PASSED] 0x56A3 (DG2)
[09:28:07] [PASSED] 0x56A4 (DG2)
[09:28:07] [PASSED] 0x56B2 (DG2)
[09:28:07] [PASSED] 0x56B3 (DG2)
[09:28:07] [PASSED] 0x5696 (DG2)
[09:28:07] [PASSED] 0x5697 (DG2)
[09:28:07] [PASSED] 0xB69 (PVC)
[09:28:07] [PASSED] 0xB6E (PVC)
[09:28:07] [PASSED] 0xBD4 (PVC)
[09:28:07] [PASSED] 0xBD5 (PVC)
[09:28:07] [PASSED] 0xBD6 (PVC)
[09:28:07] [PASSED] 0xBD7 (PVC)
[09:28:07] [PASSED] 0xBD8 (PVC)
[09:28:07] [PASSED] 0xBD9 (PVC)
[09:28:07] [PASSED] 0xBDA (PVC)
[09:28:07] [PASSED] 0xBDB (PVC)
[09:28:07] [PASSED] 0xBE0 (PVC)
[09:28:07] [PASSED] 0xBE1 (PVC)
[09:28:07] [PASSED] 0xBE5 (PVC)
[09:28:07] [PASSED] 0x7D40 (METEORLAKE)
[09:28:07] [PASSED] 0x7D45 (METEORLAKE)
[09:28:07] [PASSED] 0x7D55 (METEORLAKE)
[09:28:07] [PASSED] 0x7D60 (METEORLAKE)
[09:28:07] [PASSED] 0x7DD5 (METEORLAKE)
[09:28:07] [PASSED] 0x6420 (LUNARLAKE)
[09:28:07] [PASSED] 0x64A0 (LUNARLAKE)
[09:28:07] [PASSED] 0x64B0 (LUNARLAKE)
[09:28:07] [PASSED] 0xE202 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE209 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE20B (BATTLEMAGE)
[09:28:07] [PASSED] 0xE20C (BATTLEMAGE)
[09:28:07] [PASSED] 0xE20D (BATTLEMAGE)
[09:28:07] [PASSED] 0xE210 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE211 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE212 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE216 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE220 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE221 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE222 (BATTLEMAGE)
[09:28:07] [PASSED] 0xE223 (BATTLEMAGE)
[09:28:07] [PASSED] 0xB080 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB081 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB082 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB083 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB084 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB085 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB086 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB087 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB08F (PANTHERLAKE)
[09:28:07] [PASSED] 0xB090 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB0A0 (PANTHERLAKE)
[09:28:07] [PASSED] 0xB0B0 (PANTHERLAKE)
[09:28:07] [PASSED] 0xFD80 (PANTHERLAKE)
[09:28:07] [PASSED] 0xFD81 (PANTHERLAKE)
[09:28:07] [PASSED] 0xD740 (NOVALAKE_S)
[09:28:07] [PASSED] 0xD741 (NOVALAKE_S)
[09:28:07] [PASSED] 0xD742 (NOVALAKE_S)
[09:28:07] [PASSED] 0xD743 (NOVALAKE_S)
[09:28:07] [PASSED] 0xD744 (NOVALAKE_S)
[09:28:07] [PASSED] 0xD745 (NOVALAKE_S)
[09:28:07] [PASSED] 0x674C (CRESCENTISLAND)
[09:28:07] [PASSED] 0xD750 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD751 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD752 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD753 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD754 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD755 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD756 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD757 (NOVALAKE_P)
[09:28:07] [PASSED] 0xD75F (NOVALAKE_P)
[09:28:07] =============== [PASSED] check_platform_desc ===============
[09:28:07] ===================== [PASSED] xe_pci ======================
[09:28:07] =================== xe_rtp (2 subtests) ====================
[09:28:07] =============== xe_rtp_process_to_sr_tests ================
[09:28:07] [PASSED] coalesce-same-reg
[09:28:07] [PASSED] no-match-no-add
[09:28:07] [PASSED] match-or
[09:28:07] [PASSED] match-or-xfail
[09:28:07] [PASSED] no-match-no-add-multiple-rules
[09:28:07] [PASSED] two-regs-two-entries
[09:28:07] [PASSED] clr-one-set-other
[09:28:07] [PASSED] set-field
[09:28:07] [PASSED] conflict-duplicate
stty: 'standard input': Inappropriate ioctl for device
[09:28:07] [PASSED] conflict-not-disjoint
[09:28:07] [PASSED] conflict-reg-type
[09:28:07] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[09:28:07] ================== xe_rtp_process_tests ===================
[09:28:07] [PASSED] active1
[09:28:07] [PASSED] active2
[09:28:07] [PASSED] active-inactive
[09:28:07] [PASSED] inactive-active
[09:28:07] [PASSED] inactive-1st_or_active-inactive
[09:28:07] [PASSED] inactive-2nd_or_active-inactive
[09:28:07] [PASSED] inactive-last_or_active-inactive
[09:28:07] [PASSED] inactive-no_or_active-inactive
[09:28:07] ============== [PASSED] xe_rtp_process_tests ===============
[09:28:07] ===================== [PASSED] xe_rtp ======================
[09:28:07] ==================== xe_wa (1 subtest) =====================
[09:28:07] ======================== xe_wa_gt =========================
[09:28:07] [PASSED] TIGERLAKE B0
[09:28:07] [PASSED] DG1 A0
[09:28:07] [PASSED] DG1 B0
[09:28:07] [PASSED] ALDERLAKE_S A0
[09:28:07] [PASSED] ALDERLAKE_S B0
[09:28:07] [PASSED] ALDERLAKE_S C0
[09:28:07] [PASSED] ALDERLAKE_S D0
[09:28:07] [PASSED] ALDERLAKE_P A0
[09:28:07] [PASSED] ALDERLAKE_P B0
[09:28:07] [PASSED] ALDERLAKE_P C0
[09:28:07] [PASSED] ALDERLAKE_S RPLS D0
[09:28:07] [PASSED] ALDERLAKE_P RPLU E0
[09:28:07] [PASSED] DG2 G10 C0
[09:28:07] [PASSED] DG2 G11 B1
[09:28:07] [PASSED] DG2 G12 A1
[09:28:07] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[09:28:07] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[09:28:07] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[09:28:07] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[09:28:07] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[09:28:07] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[09:28:07] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[09:28:07] ==================== [PASSED] xe_wa_gt =====================
[09:28:07] ====================== [PASSED] xe_wa ======================
[09:28:07] ============================================================
[09:28:07] Testing complete. Ran 597 tests: passed: 579, skipped: 18
[09:28:07] Elapsed time: 35.687s total, 4.304s configuring, 30.716s building, 0.620s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[09:28:07] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[09:28:09] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[09:28:33] Starting KUnit Kernel (1/1)...
[09:28:33] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[09:28:33] ============ drm_test_pick_cmdline (2 subtests) ============
[09:28:33] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[09:28:33] =============== drm_test_pick_cmdline_named ===============
[09:28:33] [PASSED] NTSC
[09:28:33] [PASSED] NTSC-J
[09:28:33] [PASSED] PAL
[09:28:33] [PASSED] PAL-M
[09:28:33] =========== [PASSED] drm_test_pick_cmdline_named ===========
[09:28:33] ============== [PASSED] drm_test_pick_cmdline ==============
[09:28:33] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[09:28:33] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[09:28:33] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[09:28:33] =========== drm_validate_clone_mode (2 subtests) ===========
[09:28:33] ============== drm_test_check_in_clone_mode ===============
[09:28:33] [PASSED] in_clone_mode
[09:28:33] [PASSED] not_in_clone_mode
[09:28:33] ========== [PASSED] drm_test_check_in_clone_mode ===========
[09:28:33] =============== drm_test_check_valid_clones ===============
[09:28:33] [PASSED] not_in_clone_mode
[09:28:33] [PASSED] valid_clone
[09:28:33] [PASSED] invalid_clone
[09:28:33] =========== [PASSED] drm_test_check_valid_clones ===========
[09:28:33] ============= [PASSED] drm_validate_clone_mode =============
[09:28:33] ============= drm_validate_modeset (1 subtest) =============
[09:28:33] [PASSED] drm_test_check_connector_changed_modeset
[09:28:33] ============== [PASSED] drm_validate_modeset ===============
[09:28:33] ====== drm_test_bridge_get_current_state (2 subtests) ======
[09:28:33] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[09:28:33] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[09:28:33] ======== [PASSED] drm_test_bridge_get_current_state ========
[09:28:33] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[09:28:33] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[09:28:33] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[09:28:33] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[09:28:33] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[09:28:33] ============== drm_bridge_alloc (2 subtests) ===============
[09:28:33] [PASSED] drm_test_drm_bridge_alloc_basic
[09:28:33] [PASSED] drm_test_drm_bridge_alloc_get_put
[09:28:33] ================ [PASSED] drm_bridge_alloc =================
[09:28:33] ============= drm_cmdline_parser (40 subtests) =============
[09:28:33] [PASSED] drm_test_cmdline_force_d_only
[09:28:33] [PASSED] drm_test_cmdline_force_D_only_dvi
[09:28:33] [PASSED] drm_test_cmdline_force_D_only_hdmi
[09:28:33] [PASSED] drm_test_cmdline_force_D_only_not_digital
[09:28:33] [PASSED] drm_test_cmdline_force_e_only
[09:28:33] [PASSED] drm_test_cmdline_res
[09:28:33] [PASSED] drm_test_cmdline_res_vesa
[09:28:33] [PASSED] drm_test_cmdline_res_vesa_rblank
[09:28:33] [PASSED] drm_test_cmdline_res_rblank
[09:28:33] [PASSED] drm_test_cmdline_res_bpp
[09:28:33] [PASSED] drm_test_cmdline_res_refresh
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[09:28:33] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[09:28:33] [PASSED] drm_test_cmdline_res_margins_force_on
[09:28:33] [PASSED] drm_test_cmdline_res_vesa_margins
[09:28:33] [PASSED] drm_test_cmdline_name
[09:28:33] [PASSED] drm_test_cmdline_name_bpp
[09:28:33] [PASSED] drm_test_cmdline_name_option
[09:28:33] [PASSED] drm_test_cmdline_name_bpp_option
[09:28:33] [PASSED] drm_test_cmdline_rotate_0
[09:28:33] [PASSED] drm_test_cmdline_rotate_90
[09:28:33] [PASSED] drm_test_cmdline_rotate_180
[09:28:33] [PASSED] drm_test_cmdline_rotate_270
[09:28:33] [PASSED] drm_test_cmdline_hmirror
[09:28:33] [PASSED] drm_test_cmdline_vmirror
[09:28:33] [PASSED] drm_test_cmdline_margin_options
[09:28:33] [PASSED] drm_test_cmdline_multiple_options
[09:28:33] [PASSED] drm_test_cmdline_bpp_extra_and_option
[09:28:33] [PASSED] drm_test_cmdline_extra_and_option
[09:28:33] [PASSED] drm_test_cmdline_freestanding_options
[09:28:33] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[09:28:33] [PASSED] drm_test_cmdline_panel_orientation
[09:28:33] ================ drm_test_cmdline_invalid =================
[09:28:33] [PASSED] margin_only
[09:28:33] [PASSED] interlace_only
[09:28:33] [PASSED] res_missing_x
[09:28:33] [PASSED] res_missing_y
[09:28:33] [PASSED] res_bad_y
[09:28:33] [PASSED] res_missing_y_bpp
[09:28:33] [PASSED] res_bad_bpp
[09:28:33] [PASSED] res_bad_refresh
[09:28:33] [PASSED] res_bpp_refresh_force_on_off
[09:28:33] [PASSED] res_invalid_mode
[09:28:33] [PASSED] res_bpp_wrong_place_mode
[09:28:33] [PASSED] name_bpp_refresh
[09:28:33] [PASSED] name_refresh
[09:28:33] [PASSED] name_refresh_wrong_mode
[09:28:33] [PASSED] name_refresh_invalid_mode
[09:28:33] [PASSED] rotate_multiple
[09:28:33] [PASSED] rotate_invalid_val
[09:28:33] [PASSED] rotate_truncated
[09:28:33] [PASSED] invalid_option
[09:28:33] [PASSED] invalid_tv_option
[09:28:33] [PASSED] truncated_tv_option
[09:28:33] ============ [PASSED] drm_test_cmdline_invalid =============
[09:28:33] =============== drm_test_cmdline_tv_options ===============
[09:28:33] [PASSED] NTSC
[09:28:33] [PASSED] NTSC_443
[09:28:33] [PASSED] NTSC_J
[09:28:33] [PASSED] PAL
[09:28:33] [PASSED] PAL_M
[09:28:33] [PASSED] PAL_N
[09:28:33] [PASSED] SECAM
[09:28:33] [PASSED] MONO_525
[09:28:33] [PASSED] MONO_625
[09:28:33] =========== [PASSED] drm_test_cmdline_tv_options ===========
[09:28:33] =============== [PASSED] drm_cmdline_parser ================
[09:28:33] ========== drmm_connector_hdmi_init (20 subtests) ==========
[09:28:33] [PASSED] drm_test_connector_hdmi_init_valid
[09:28:33] [PASSED] drm_test_connector_hdmi_init_bpc_8
[09:28:33] [PASSED] drm_test_connector_hdmi_init_bpc_10
[09:28:33] [PASSED] drm_test_connector_hdmi_init_bpc_12
[09:28:33] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[09:28:33] [PASSED] drm_test_connector_hdmi_init_bpc_null
[09:28:33] [PASSED] drm_test_connector_hdmi_init_formats_empty
[09:28:33] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[09:28:33] === drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[09:28:33] [PASSED] supported_formats=0x9 yuv420_allowed=1
[09:28:33] [PASSED] supported_formats=0x9 yuv420_allowed=0
[09:28:33] [PASSED] supported_formats=0x5 yuv420_allowed=1
[09:28:33] [PASSED] supported_formats=0x5 yuv420_allowed=0
[09:28:33] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[09:28:33] [PASSED] drm_test_connector_hdmi_init_null_ddc
[09:28:33] [PASSED] drm_test_connector_hdmi_init_null_product
[09:28:33] [PASSED] drm_test_connector_hdmi_init_null_vendor
[09:28:33] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[09:28:33] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[09:28:33] [PASSED] drm_test_connector_hdmi_init_product_valid
[09:28:33] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[09:28:33] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[09:28:33] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[09:28:33] ========= drm_test_connector_hdmi_init_type_valid =========
[09:28:33] [PASSED] HDMI-A
[09:28:33] [PASSED] HDMI-B
[09:28:33] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[09:28:33] ======== drm_test_connector_hdmi_init_type_invalid ========
[09:28:33] [PASSED] Unknown
[09:28:33] [PASSED] VGA
[09:28:33] [PASSED] DVI-I
[09:28:33] [PASSED] DVI-D
[09:28:33] [PASSED] DVI-A
[09:28:33] [PASSED] Composite
[09:28:33] [PASSED] SVIDEO
[09:28:33] [PASSED] LVDS
[09:28:33] [PASSED] Component
[09:28:33] [PASSED] DIN
[09:28:33] [PASSED] DP
[09:28:33] [PASSED] TV
[09:28:33] [PASSED] eDP
[09:28:33] [PASSED] Virtual
[09:28:33] [PASSED] DSI
[09:28:33] [PASSED] DPI
[09:28:33] [PASSED] Writeback
[09:28:33] [PASSED] SPI
[09:28:33] [PASSED] USB
[09:28:33] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[09:28:33] ============ [PASSED] drmm_connector_hdmi_init =============
[09:28:33] ============= drmm_connector_init (3 subtests) =============
[09:28:33] [PASSED] drm_test_drmm_connector_init
[09:28:33] [PASSED] drm_test_drmm_connector_init_null_ddc
[09:28:33] ========= drm_test_drmm_connector_init_type_valid =========
[09:28:33] [PASSED] Unknown
[09:28:33] [PASSED] VGA
[09:28:33] [PASSED] DVI-I
[09:28:33] [PASSED] DVI-D
[09:28:33] [PASSED] DVI-A
[09:28:33] [PASSED] Composite
[09:28:33] [PASSED] SVIDEO
[09:28:33] [PASSED] LVDS
[09:28:33] [PASSED] Component
[09:28:33] [PASSED] DIN
[09:28:33] [PASSED] DP
[09:28:33] [PASSED] HDMI-A
[09:28:33] [PASSED] HDMI-B
[09:28:33] [PASSED] TV
[09:28:33] [PASSED] eDP
[09:28:33] [PASSED] Virtual
[09:28:33] [PASSED] DSI
[09:28:33] [PASSED] DPI
[09:28:33] [PASSED] Writeback
[09:28:33] [PASSED] SPI
[09:28:33] [PASSED] USB
[09:28:33] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[09:28:33] =============== [PASSED] drmm_connector_init ===============
[09:28:33] ========= drm_connector_dynamic_init (6 subtests) ==========
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_init
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_init_properties
[09:28:33] ===== drm_test_drm_connector_dynamic_init_type_valid ======
[09:28:33] [PASSED] Unknown
[09:28:33] [PASSED] VGA
[09:28:33] [PASSED] DVI-I
[09:28:33] [PASSED] DVI-D
[09:28:33] [PASSED] DVI-A
[09:28:33] [PASSED] Composite
[09:28:33] [PASSED] SVIDEO
[09:28:33] [PASSED] LVDS
[09:28:33] [PASSED] Component
[09:28:33] [PASSED] DIN
[09:28:33] [PASSED] DP
[09:28:33] [PASSED] HDMI-A
[09:28:33] [PASSED] HDMI-B
[09:28:33] [PASSED] TV
[09:28:33] [PASSED] eDP
[09:28:33] [PASSED] Virtual
[09:28:33] [PASSED] DSI
[09:28:33] [PASSED] DPI
[09:28:33] [PASSED] Writeback
[09:28:33] [PASSED] SPI
[09:28:33] [PASSED] USB
[09:28:33] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[09:28:33] ======== drm_test_drm_connector_dynamic_init_name =========
[09:28:33] [PASSED] Unknown
[09:28:33] [PASSED] VGA
[09:28:33] [PASSED] DVI-I
[09:28:33] [PASSED] DVI-D
[09:28:33] [PASSED] DVI-A
[09:28:33] [PASSED] Composite
[09:28:33] [PASSED] SVIDEO
[09:28:33] [PASSED] LVDS
[09:28:33] [PASSED] Component
[09:28:33] [PASSED] DIN
[09:28:33] [PASSED] DP
[09:28:33] [PASSED] HDMI-A
[09:28:33] [PASSED] HDMI-B
[09:28:33] [PASSED] TV
[09:28:33] [PASSED] eDP
[09:28:33] [PASSED] Virtual
[09:28:33] [PASSED] DSI
[09:28:33] [PASSED] DPI
[09:28:33] [PASSED] Writeback
[09:28:33] [PASSED] SPI
[09:28:33] [PASSED] USB
[09:28:33] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[09:28:33] =========== [PASSED] drm_connector_dynamic_init ============
[09:28:33] ==== drm_connector_dynamic_register_early (4 subtests) =====
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[09:28:33] ====== [PASSED] drm_connector_dynamic_register_early =======
[09:28:33] ======= drm_connector_dynamic_register (7 subtests) ========
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[09:28:33] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[09:28:33] ========= [PASSED] drm_connector_dynamic_register ==========
[09:28:33] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[09:28:33] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[09:28:33] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[09:28:33] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[09:28:33] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[09:28:33] ========== drm_test_get_tv_mode_from_name_valid ===========
[09:28:33] [PASSED] NTSC
[09:28:33] [PASSED] NTSC-443
[09:28:33] [PASSED] NTSC-J
[09:28:33] [PASSED] PAL
[09:28:33] [PASSED] PAL-M
[09:28:33] [PASSED] PAL-N
[09:28:33] [PASSED] SECAM
[09:28:33] [PASSED] Mono
[09:28:33] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[09:28:33] [PASSED] drm_test_get_tv_mode_from_name_truncated
[09:28:33] ============ [PASSED] drm_get_tv_mode_from_name ============
[09:28:33] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[09:28:33] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[09:28:33] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid =
[09:28:33] [PASSED] VIC 96
[09:28:33] [PASSED] VIC 97
[09:28:33] [PASSED] VIC 101
[09:28:33] [PASSED] VIC 102
[09:28:33] [PASSED] VIC 106
[09:28:33] [PASSED] VIC 107
[09:28:33] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[09:28:33] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[09:28:33] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[09:28:33] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[09:28:33] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[09:28:33] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[09:28:33] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[09:28:33] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[09:28:33] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ====
[09:28:33] [PASSED] Automatic
[09:28:33] [PASSED] Full
[09:28:33] [PASSED] Limited 16:235
[09:28:33] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[09:28:33] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[09:28:33] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[09:28:33] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[09:28:33] === drm_test_drm_hdmi_connector_get_output_format_name ====
[09:28:33] [PASSED] RGB
[09:28:33] [PASSED] YUV 4:2:0
[09:28:33] [PASSED] YUV 4:2:2
[09:28:33] [PASSED] YUV 4:4:4
[09:28:33] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[09:28:33] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[09:28:33] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[09:28:33] ============= drm_damage_helper (21 subtests) ==============
[09:28:33] [PASSED] drm_test_damage_iter_no_damage
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_src_moved
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_not_visible
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[09:28:33] [PASSED] drm_test_damage_iter_no_damage_no_fb
[09:28:33] [PASSED] drm_test_damage_iter_simple_damage
[09:28:33] [PASSED] drm_test_damage_iter_single_damage
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_outside_src
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_src_moved
[09:28:33] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[09:28:33] [PASSED] drm_test_damage_iter_damage
[09:28:33] [PASSED] drm_test_damage_iter_damage_one_intersect
[09:28:33] [PASSED] drm_test_damage_iter_damage_one_outside
[09:28:33] [PASSED] drm_test_damage_iter_damage_src_moved
[09:28:33] [PASSED] drm_test_damage_iter_damage_not_visible
[09:28:33] ================ [PASSED] drm_damage_helper ================
[09:28:33] ============== drm_dp_mst_helper (3 subtests) ==============
[09:28:33] ============== drm_test_dp_mst_calc_pbn_mode ==============
[09:28:33] [PASSED] Clock 154000 BPP 30 DSC disabled
[09:28:33] [PASSED] Clock 234000 BPP 30 DSC disabled
[09:28:33] [PASSED] Clock 297000 BPP 24 DSC disabled
[09:28:33] [PASSED] Clock 332880 BPP 24 DSC enabled
[09:28:33] [PASSED] Clock 324540 BPP 24 DSC enabled
[09:28:33] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[09:28:33] ============== drm_test_dp_mst_calc_pbn_div ===============
[09:28:33] [PASSED] Link rate 2000000 lane count 4
[09:28:33] [PASSED] Link rate 2000000 lane count 2
[09:28:33] [PASSED] Link rate 2000000 lane count 1
[09:28:33] [PASSED] Link rate 1350000 lane count 4
[09:28:33] [PASSED] Link rate 1350000 lane count 2
[09:28:33] [PASSED] Link rate 1350000 lane count 1
[09:28:33] [PASSED] Link rate 1000000 lane count 4
[09:28:33] [PASSED] Link rate 1000000 lane count 2
[09:28:33] [PASSED] Link rate 1000000 lane count 1
[09:28:33] [PASSED] Link rate 810000 lane count 4
[09:28:33] [PASSED] Link rate 810000 lane count 2
[09:28:33] [PASSED] Link rate 810000 lane count 1
[09:28:33] [PASSED] Link rate 540000 lane count 4
[09:28:33] [PASSED] Link rate 540000 lane count 2
[09:28:33] [PASSED] Link rate 540000 lane count 1
[09:28:33] [PASSED] Link rate 270000 lane count 4
[09:28:33] [PASSED] Link rate 270000 lane count 2
[09:28:33] [PASSED] Link rate 270000 lane count 1
[09:28:33] [PASSED] Link rate 162000 lane count 4
[09:28:33] [PASSED] Link rate 162000 lane count 2
[09:28:33] [PASSED] Link rate 162000 lane count 1
[09:28:33] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[09:28:33] ========= drm_test_dp_mst_sideband_msg_req_decode =========
[09:28:33] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[09:28:33] [PASSED] DP_POWER_UP_PHY with port number
[09:28:33] [PASSED] DP_POWER_DOWN_PHY with port number
[09:28:33] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[09:28:33] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[09:28:33] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[09:28:33] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[09:28:33] [PASSED] DP_QUERY_PAYLOAD with port number
[09:28:33] [PASSED] DP_QUERY_PAYLOAD with VCPI
[09:28:33] [PASSED] DP_REMOTE_DPCD_READ with port number
[09:28:33] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[09:28:33] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[09:28:33] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[09:28:33] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[09:28:33] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[09:28:33] [PASSED] DP_REMOTE_I2C_READ with port number
[09:28:33] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[09:28:33] [PASSED] DP_REMOTE_I2C_READ with transactions array
[09:28:33] [PASSED] DP_REMOTE_I2C_WRITE with port number
[09:28:33] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[09:28:33] [PASSED] DP_REMOTE_I2C_WRITE with data array
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[09:28:33] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[09:28:33] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[09:28:33] ================ [PASSED] drm_dp_mst_helper ================
[09:28:33] ================== drm_exec (7 subtests) ===================
[09:28:33] [PASSED] sanitycheck
[09:28:33] [PASSED] test_lock
[09:28:33] [PASSED] test_lock_unlock
[09:28:33] [PASSED] test_duplicates
[09:28:33] [PASSED] test_prepare
[09:28:33] [PASSED] test_prepare_array
[09:28:33] [PASSED] test_multiple_loops
[09:28:33] ==================== [PASSED] drm_exec =====================
[09:28:33] =========== drm_format_helper_test (17 subtests) ===========
[09:28:33] ============== drm_test_fb_xrgb8888_to_gray8 ==============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[09:28:33] ============= drm_test_fb_xrgb8888_to_rgb332 ==============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[09:28:33] ============= drm_test_fb_xrgb8888_to_rgb565 ==============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[09:28:33] ============ drm_test_fb_xrgb8888_to_xrgb1555 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[09:28:33] ============ drm_test_fb_xrgb8888_to_argb1555 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[09:28:33] ============ drm_test_fb_xrgb8888_to_rgba5551 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[09:28:33] ============= drm_test_fb_xrgb8888_to_rgb888 ==============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[09:28:33] ============= drm_test_fb_xrgb8888_to_bgr888 ==============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[09:28:33] ============ drm_test_fb_xrgb8888_to_argb8888 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[09:28:33] =========== drm_test_fb_xrgb8888_to_xrgb2101010 ===========
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[09:28:33] =========== drm_test_fb_xrgb8888_to_argb2101010 ===========
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[09:28:33] ============== drm_test_fb_xrgb8888_to_mono ===============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[09:28:33] ==================== drm_test_fb_swab =====================
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ================ [PASSED] drm_test_fb_swab =================
[09:28:33] ============ drm_test_fb_xrgb8888_to_xbgr8888 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[09:28:33] ============ drm_test_fb_xrgb8888_to_abgr8888 =============
[09:28:33] [PASSED] single_pixel_source_buffer
[09:28:33] [PASSED] single_pixel_clip_rectangle
[09:28:33] [PASSED] well_known_colors
[09:28:33] [PASSED] destination_pitch
[09:28:33] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[09:28:33] ================= drm_test_fb_clip_offset =================
[09:28:33] [PASSED] pass through
[09:28:33] [PASSED] horizontal offset
[09:28:33] [PASSED] vertical offset
[09:28:33] [PASSED] horizontal and vertical offset
[09:28:33] [PASSED] horizontal offset (custom pitch)
[09:28:33] [PASSED] vertical offset (custom pitch)
[09:28:33] [PASSED] horizontal and vertical offset (custom pitch)
[09:28:33] ============= [PASSED] drm_test_fb_clip_offset =============
[09:28:33] =================== drm_test_fb_memcpy ====================
[09:28:33] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[09:28:33] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[09:28:33] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[09:28:33] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[09:28:33] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[09:28:33] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[09:28:33] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[09:28:33] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[09:28:33] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[09:28:33] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[09:28:33] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[09:28:33] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[09:28:33] =============== [PASSED] drm_test_fb_memcpy ================
[09:28:33] ============= [PASSED] drm_format_helper_test ==============
[09:28:33] ================= drm_format (18 subtests) =================
[09:28:33] [PASSED] drm_test_format_block_width_invalid
[09:28:33] [PASSED] drm_test_format_block_width_one_plane
[09:28:33] [PASSED] drm_test_format_block_width_two_plane
[09:28:33] [PASSED] drm_test_format_block_width_three_plane
[09:28:33] [PASSED] drm_test_format_block_width_tiled
[09:28:33] [PASSED] drm_test_format_block_height_invalid
[09:28:33] [PASSED] drm_test_format_block_height_one_plane
[09:28:33] [PASSED] drm_test_format_block_height_two_plane
[09:28:33] [PASSED] drm_test_format_block_height_three_plane
[09:28:33] [PASSED] drm_test_format_block_height_tiled
[09:28:33] [PASSED] drm_test_format_min_pitch_invalid
[09:28:33] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[09:28:33] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[09:28:33] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[09:28:33] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[09:28:33] [PASSED] drm_test_format_min_pitch_two_plane
[09:28:33] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[09:28:33] [PASSED] drm_test_format_min_pitch_tiled
[09:28:33] =================== [PASSED] drm_format ====================
[09:28:33] ============== drm_framebuffer (10 subtests) ===============
[09:28:33] ========== drm_test_framebuffer_check_src_coords ==========
[09:28:33] [PASSED] Success: source fits into fb
[09:28:33] [PASSED] Fail: overflowing fb with x-axis coordinate
[09:28:33] [PASSED] Fail: overflowing fb with y-axis coordinate
[09:28:33] [PASSED] Fail: overflowing fb with source width
[09:28:33] [PASSED] Fail: overflowing fb with source height
[09:28:33] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[09:28:33] [PASSED] drm_test_framebuffer_cleanup
[09:28:33] =============== drm_test_framebuffer_create ===============
[09:28:33] [PASSED] ABGR8888 normal sizes
[09:28:33] [PASSED] ABGR8888 max sizes
[09:28:33] [PASSED] ABGR8888 pitch greater than min required
[09:28:33] [PASSED] ABGR8888 pitch less than min required
[09:28:33] [PASSED] ABGR8888 Invalid width
[09:28:33] [PASSED] ABGR8888 Invalid buffer handle
[09:28:33] [PASSED] No pixel format
[09:28:33] [PASSED] ABGR8888 Width 0
[09:28:33] [PASSED] ABGR8888 Height 0
[09:28:33] [PASSED] ABGR8888 Out of bound height * pitch combination
[09:28:33] [PASSED] ABGR8888 Large buffer offset
[09:28:33] [PASSED] ABGR8888 Buffer offset for inexistent plane
[09:28:33] [PASSED] ABGR8888 Invalid flag
[09:28:33] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[09:28:33] [PASSED] ABGR8888 Valid buffer modifier
[09:28:33] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[09:28:33] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] NV12 Normal sizes
[09:28:33] [PASSED] NV12 Max sizes
[09:28:33] [PASSED] NV12 Invalid pitch
[09:28:33] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[09:28:33] [PASSED] NV12 different modifier per-plane
[09:28:33] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[09:28:33] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] NV12 Modifier for inexistent plane
[09:28:33] [PASSED] NV12 Handle for inexistent plane
[09:28:33] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[09:28:33] [PASSED] YVU420 Normal sizes
[09:28:33] [PASSED] YVU420 Max sizes
[09:28:33] [PASSED] YVU420 Invalid pitch
[09:28:33] [PASSED] YVU420 Different pitches
[09:28:33] [PASSED] YVU420 Different buffer offsets/pitches
[09:28:33] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[09:28:33] [PASSED] YVU420 Valid modifier
[09:28:33] [PASSED] YVU420 Different modifiers per plane
[09:28:33] [PASSED] YVU420 Modifier for inexistent plane
[09:28:33] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[09:28:33] [PASSED] X0L2 Normal sizes
[09:28:33] [PASSED] X0L2 Max sizes
[09:28:33] [PASSED] X0L2 Invalid pitch
[09:28:33] [PASSED] X0L2 Pitch greater than minimum required
[09:28:33] [PASSED] X0L2 Handle for inexistent plane
[09:28:33] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[09:28:33] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[09:28:33] [PASSED] X0L2 Valid modifier
[09:28:33] [PASSED] X0L2 Modifier for inexistent plane
[09:28:33] =========== [PASSED] drm_test_framebuffer_create ===========
[09:28:33] [PASSED] drm_test_framebuffer_free
[09:28:33] [PASSED] drm_test_framebuffer_init
[09:28:33] [PASSED] drm_test_framebuffer_init_bad_format
[09:28:33] [PASSED] drm_test_framebuffer_init_dev_mismatch
[09:28:33] [PASSED] drm_test_framebuffer_lookup
[09:28:33] [PASSED] drm_test_framebuffer_lookup_inexistent
[09:28:33] [PASSED] drm_test_framebuffer_modifiers_not_supported
[09:28:33] ================= [PASSED] drm_framebuffer =================
[09:28:33] ================ drm_gem_shmem (8 subtests) ================
[09:28:33] [PASSED] drm_gem_shmem_test_obj_create
[09:28:33] [PASSED] drm_gem_shmem_test_obj_create_private
[09:28:33] [PASSED] drm_gem_shmem_test_pin_pages
[09:28:33] [PASSED] drm_gem_shmem_test_vmap
[09:28:33] [PASSED] drm_gem_shmem_test_get_sg_table
[09:28:33] [PASSED] drm_gem_shmem_test_get_pages_sgt
[09:28:33] [PASSED] drm_gem_shmem_test_madvise
[09:28:33] [PASSED] drm_gem_shmem_test_purge
[09:28:33] ================== [PASSED] drm_gem_shmem ==================
[09:28:33] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[09:28:33] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 =======
[09:28:33] [PASSED] Automatic
[09:28:33] [PASSED] Full
[09:28:33] [PASSED] Limited 16:235
[09:28:33] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[09:28:33] [PASSED] drm_test_check_disable_connector
[09:28:33] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[09:28:33] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[09:28:33] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[09:28:33] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[09:28:33] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[09:28:33] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[09:28:33] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[09:28:33] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[09:28:33] [PASSED] drm_test_check_output_bpc_dvi
[09:28:33] [PASSED] drm_test_check_output_bpc_format_vic_1
[09:28:33] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[09:28:33] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[09:28:33] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[09:28:33] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[09:28:33] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[09:28:33] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[09:28:33] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[09:28:33] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[09:28:33] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[09:28:33] [PASSED] drm_test_check_broadcast_rgb_value
[09:28:33] [PASSED] drm_test_check_bpc_8_value
[09:28:33] [PASSED] drm_test_check_bpc_10_value
[09:28:33] [PASSED] drm_test_check_bpc_12_value
[09:28:33] [PASSED] drm_test_check_format_value
[09:28:33] [PASSED] drm_test_check_tmds_char_value
[09:28:33] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[09:28:33] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[09:28:33] [PASSED] drm_test_check_mode_valid
[09:28:33] [PASSED] drm_test_check_mode_valid_reject
[09:28:33] [PASSED] drm_test_check_mode_valid_reject_rate
[09:28:33] [PASSED] drm_test_check_mode_valid_reject_max_clock
[09:28:33] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[09:28:33] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[09:28:33] [PASSED] drm_test_check_infoframes
[09:28:33] [PASSED] drm_test_check_reject_avi_infoframe
[09:28:33] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[09:28:33] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[09:28:33] [PASSED] drm_test_check_reject_audio_infoframe
[09:28:33] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[09:28:33] ================= drm_managed (2 subtests) =================
[09:28:33] [PASSED] drm_test_managed_release_action
[09:28:33] [PASSED] drm_test_managed_run_action
[09:28:33] =================== [PASSED] drm_managed ===================
[09:28:33] =================== drm_mm (6 subtests) ====================
[09:28:33] [PASSED] drm_test_mm_init
[09:28:33] [PASSED] drm_test_mm_debug
[09:28:33] [PASSED] drm_test_mm_align32
[09:28:33] [PASSED] drm_test_mm_align64
[09:28:33] [PASSED] drm_test_mm_lowest
[09:28:33] [PASSED] drm_test_mm_highest
[09:28:33] ===================== [PASSED] drm_mm ======================
[09:28:33] ============= drm_modes_analog_tv (5 subtests) =============
[09:28:33] [PASSED] drm_test_modes_analog_tv_mono_576i
[09:28:33] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[09:28:33] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[09:28:33] [PASSED] drm_test_modes_analog_tv_pal_576i
[09:28:33] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[09:28:33] =============== [PASSED] drm_modes_analog_tv ===============
[09:28:33] ============== drm_plane_helper (2 subtests) ===============
[09:28:33] =============== drm_test_check_plane_state ================
[09:28:33] [PASSED] clipping_simple
[09:28:33] [PASSED] clipping_rotate_reflect
[09:28:33] [PASSED] positioning_simple
[09:28:33] [PASSED] upscaling
[09:28:33] [PASSED] downscaling
[09:28:33] [PASSED] rounding1
[09:28:33] [PASSED] rounding2
[09:28:33] [PASSED] rounding3
[09:28:33] [PASSED] rounding4
[09:28:33] =========== [PASSED] drm_test_check_plane_state ============
[09:28:33] =========== drm_test_check_invalid_plane_state ============
[09:28:33] [PASSED] positioning_invalid
[09:28:33] [PASSED] upscaling_invalid
[09:28:33] [PASSED] downscaling_invalid
[09:28:33] ======= [PASSED] drm_test_check_invalid_plane_state ========
[09:28:33] ================ [PASSED] drm_plane_helper =================
[09:28:33] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[09:28:33] ====== drm_test_connector_helper_tv_get_modes_check =======
[09:28:33] [PASSED] None
[09:28:33] [PASSED] PAL
[09:28:33] [PASSED] NTSC
[09:28:33] [PASSED] Both, NTSC Default
[09:28:33] [PASSED] Both, PAL Default
[09:28:33] [PASSED] Both, NTSC Default, with PAL on command-line
[09:28:33] [PASSED] Both, PAL Default, with NTSC on command-line
[09:28:33] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[09:28:33] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[09:28:33] ================== drm_rect (9 subtests) ===================
[09:28:33] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[09:28:33] [PASSED] drm_test_rect_clip_scaled_not_clipped
[09:28:33] [PASSED] drm_test_rect_clip_scaled_clipped
[09:28:33] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[09:28:33] ================= drm_test_rect_intersect =================
[09:28:33] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[09:28:33] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[09:28:33] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[09:28:33] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[09:28:33] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[09:28:33] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[09:28:33] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[09:28:33] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[09:28:33] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[09:28:33] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[09:28:33] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[09:28:33] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[09:28:33] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[09:28:33] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[09:28:33] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[09:28:33] ============= [PASSED] drm_test_rect_intersect =============
[09:28:33] ================ drm_test_rect_calc_hscale ================
[09:28:33] [PASSED] normal use
[09:28:33] [PASSED] out of max range
[09:28:33] [PASSED] out of min range
[09:28:33] [PASSED] zero dst
[09:28:33] [PASSED] negative src
[09:28:33] [PASSED] negative dst
[09:28:33] ============ [PASSED] drm_test_rect_calc_hscale ============
[09:28:33] ================ drm_test_rect_calc_vscale ================
[09:28:33] [PASSED] normal use
[09:28:33] [PASSED] out of max range
[09:28:33] [PASSED] out of min range
[09:28:33] [PASSED] zero dst
[09:28:33] [PASSED] negative src
[09:28:33] [PASSED] negative dst
stty: 'standard input': Inappropriate ioctl for device
[09:28:33] ============ [PASSED] drm_test_rect_calc_vscale ============
[09:28:33] ================== drm_test_rect_rotate ===================
[09:28:33] [PASSED] reflect-x
[09:28:33] [PASSED] reflect-y
[09:28:33] [PASSED] rotate-0
[09:28:33] [PASSED] rotate-90
[09:28:33] [PASSED] rotate-180
[09:28:33] [PASSED] rotate-270
[09:28:33] ============== [PASSED] drm_test_rect_rotate ===============
[09:28:33] ================ drm_test_rect_rotate_inv =================
[09:28:33] [PASSED] reflect-x
[09:28:33] [PASSED] reflect-y
[09:28:33] [PASSED] rotate-0
[09:28:33] [PASSED] rotate-90
[09:28:33] [PASSED] rotate-180
[09:28:33] [PASSED] rotate-270
[09:28:33] ============ [PASSED] drm_test_rect_rotate_inv =============
[09:28:33] ==================== [PASSED] drm_rect =====================
[09:28:33] ============ drm_sysfb_modeset_test (1 subtest) ============
[09:28:33] ============ drm_test_sysfb_build_fourcc_list =============
[09:28:33] [PASSED] no native formats
[09:28:33] [PASSED] XRGB8888 as native format
[09:28:33] [PASSED] remove duplicates
[09:28:33] [PASSED] convert alpha formats
[09:28:33] [PASSED] random formats
[09:28:33] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[09:28:33] ============= [PASSED] drm_sysfb_modeset_test ==============
[09:28:33] ================== drm_fixp (2 subtests) ===================
[09:28:33] [PASSED] drm_test_int2fixp
[09:28:33] [PASSED] drm_test_sm2fixp
[09:28:33] ==================== [PASSED] drm_fixp =====================
[09:28:33] ============================================================
[09:28:33] Testing complete. Ran 621 tests: passed: 621
[09:28:33] Elapsed time: 25.930s total, 1.763s configuring, 24.000s building, 0.138s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[09:28:33] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[09:28:35] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[09:28:44] Starting KUnit Kernel (1/1)...
[09:28:44] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[09:28:44] ================= ttm_device (5 subtests) ==================
[09:28:44] [PASSED] ttm_device_init_basic
[09:28:44] [PASSED] ttm_device_init_multiple
[09:28:44] [PASSED] ttm_device_fini_basic
[09:28:44] [PASSED] ttm_device_init_no_vma_man
[09:28:44] ================== ttm_device_init_pools ==================
[09:28:44] [PASSED] No DMA allocations, no DMA32 required
[09:28:44] [PASSED] DMA allocations, DMA32 required
[09:28:44] [PASSED] No DMA allocations, DMA32 required
[09:28:44] [PASSED] DMA allocations, no DMA32 required
[09:28:44] ============== [PASSED] ttm_device_init_pools ==============
[09:28:44] =================== [PASSED] ttm_device ====================
[09:28:44] ================== ttm_pool (8 subtests) ===================
[09:28:44] ================== ttm_pool_alloc_basic ===================
[09:28:44] [PASSED] One page
[09:28:44] [PASSED] More than one page
[09:28:44] [PASSED] Above the allocation limit
[09:28:44] [PASSED] One page, with coherent DMA mappings enabled
[09:28:44] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[09:28:44] ============== [PASSED] ttm_pool_alloc_basic ===============
[09:28:44] ============== ttm_pool_alloc_basic_dma_addr ==============
[09:28:44] [PASSED] One page
[09:28:44] [PASSED] More than one page
[09:28:44] [PASSED] Above the allocation limit
[09:28:44] [PASSED] One page, with coherent DMA mappings enabled
[09:28:44] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[09:28:44] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[09:28:44] [PASSED] ttm_pool_alloc_order_caching_match
[09:28:44] [PASSED] ttm_pool_alloc_caching_mismatch
[09:28:44] [PASSED] ttm_pool_alloc_order_mismatch
[09:28:44] [PASSED] ttm_pool_free_dma_alloc
[09:28:44] [PASSED] ttm_pool_free_no_dma_alloc
[09:28:44] [PASSED] ttm_pool_fini_basic
[09:28:44] ==================== [PASSED] ttm_pool =====================
[09:28:44] ================ ttm_resource (8 subtests) =================
[09:28:44] ================= ttm_resource_init_basic =================
[09:28:44] [PASSED] Init resource in TTM_PL_SYSTEM
[09:28:44] [PASSED] Init resource in TTM_PL_VRAM
[09:28:44] [PASSED] Init resource in a private placement
[09:28:44] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[09:28:44] ============= [PASSED] ttm_resource_init_basic =============
[09:28:44] [PASSED] ttm_resource_init_pinned
[09:28:44] [PASSED] ttm_resource_fini_basic
[09:28:44] [PASSED] ttm_resource_manager_init_basic
[09:28:44] [PASSED] ttm_resource_manager_usage_basic
[09:28:44] [PASSED] ttm_resource_manager_set_used_basic
[09:28:44] [PASSED] ttm_sys_man_alloc_basic
[09:28:44] [PASSED] ttm_sys_man_free_basic
[09:28:44] ================== [PASSED] ttm_resource ===================
[09:28:44] =================== ttm_tt (15 subtests) ===================
[09:28:44] ==================== ttm_tt_init_basic ====================
[09:28:44] [PASSED] Page-aligned size
[09:28:44] [PASSED] Extra pages requested
[09:28:44] ================ [PASSED] ttm_tt_init_basic ================
[09:28:44] [PASSED] ttm_tt_init_misaligned
[09:28:44] [PASSED] ttm_tt_fini_basic
[09:28:44] [PASSED] ttm_tt_fini_sg
[09:28:44] [PASSED] ttm_tt_fini_shmem
[09:28:44] [PASSED] ttm_tt_create_basic
[09:28:44] [PASSED] ttm_tt_create_invalid_bo_type
[09:28:44] [PASSED] ttm_tt_create_ttm_exists
[09:28:44] [PASSED] ttm_tt_create_failed
[09:28:44] [PASSED] ttm_tt_destroy_basic
[09:28:44] [PASSED] ttm_tt_populate_null_ttm
[09:28:44] [PASSED] ttm_tt_populate_populated_ttm
[09:28:44] [PASSED] ttm_tt_unpopulate_basic
[09:28:44] [PASSED] ttm_tt_unpopulate_empty_ttm
[09:28:44] [PASSED] ttm_tt_swapin_basic
[09:28:44] ===================== [PASSED] ttm_tt ======================
[09:28:44] =================== ttm_bo (14 subtests) ===================
[09:28:44] =========== ttm_bo_reserve_optimistic_no_ticket ===========
[09:28:44] [PASSED] Cannot be interrupted and sleeps
[09:28:44] [PASSED] Cannot be interrupted, locks straight away
[09:28:44] [PASSED] Can be interrupted, sleeps
[09:28:44] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[09:28:44] [PASSED] ttm_bo_reserve_locked_no_sleep
[09:28:44] [PASSED] ttm_bo_reserve_no_wait_ticket
[09:28:44] [PASSED] ttm_bo_reserve_double_resv
[09:28:44] [PASSED] ttm_bo_reserve_interrupted
[09:28:44] [PASSED] ttm_bo_reserve_deadlock
[09:28:44] [PASSED] ttm_bo_unreserve_basic
[09:28:44] [PASSED] ttm_bo_unreserve_pinned
[09:28:44] [PASSED] ttm_bo_unreserve_bulk
[09:28:44] [PASSED] ttm_bo_fini_basic
[09:28:44] [PASSED] ttm_bo_fini_shared_resv
[09:28:44] [PASSED] ttm_bo_pin_basic
[09:28:44] [PASSED] ttm_bo_pin_unpin_resource
[09:28:44] [PASSED] ttm_bo_multiple_pin_one_unpin
[09:28:44] ===================== [PASSED] ttm_bo ======================
[09:28:44] ============== ttm_bo_validate (22 subtests) ===============
[09:28:44] ============== ttm_bo_init_reserved_sys_man ===============
[09:28:44] [PASSED] Buffer object for userspace
[09:28:44] [PASSED] Kernel buffer object
[09:28:44] [PASSED] Shared buffer object
[09:28:44] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[09:28:44] ============== ttm_bo_init_reserved_mock_man ==============
[09:28:44] [PASSED] Buffer object for userspace
[09:28:44] [PASSED] Kernel buffer object
[09:28:44] [PASSED] Shared buffer object
[09:28:44] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[09:28:44] [PASSED] ttm_bo_init_reserved_resv
[09:28:44] ================== ttm_bo_validate_basic ==================
[09:28:44] [PASSED] Buffer object for userspace
[09:28:44] [PASSED] Kernel buffer object
[09:28:44] [PASSED] Shared buffer object
[09:28:44] ============== [PASSED] ttm_bo_validate_basic ==============
[09:28:44] [PASSED] ttm_bo_validate_invalid_placement
[09:28:44] ============= ttm_bo_validate_same_placement ==============
[09:28:44] [PASSED] System manager
[09:28:44] [PASSED] VRAM manager
[09:28:44] ========= [PASSED] ttm_bo_validate_same_placement ==========
[09:28:44] [PASSED] ttm_bo_validate_failed_alloc
[09:28:44] [PASSED] ttm_bo_validate_pinned
[09:28:44] [PASSED] ttm_bo_validate_busy_placement
[09:28:44] ================ ttm_bo_validate_multihop =================
[09:28:44] [PASSED] Buffer object for userspace
[09:28:44] [PASSED] Kernel buffer object
[09:28:44] [PASSED] Shared buffer object
[09:28:44] ============ [PASSED] ttm_bo_validate_multihop =============
[09:28:44] ========== ttm_bo_validate_no_placement_signaled ==========
[09:28:44] [PASSED] Buffer object in system domain, no page vector
[09:28:44] [PASSED] Buffer object in system domain with an existing page vector
[09:28:44] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[09:28:44] ======== ttm_bo_validate_no_placement_not_signaled ========
[09:28:44] [PASSED] Buffer object for userspace
[09:28:44] [PASSED] Kernel buffer object
[09:28:44] [PASSED] Shared buffer object
[09:28:44] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[09:28:44] [PASSED] ttm_bo_validate_move_fence_signaled
[09:28:44] ========= ttm_bo_validate_move_fence_not_signaled =========
[09:28:44] [PASSED] Waits for GPU
[09:28:44] [PASSED] Tries to lock straight away
[09:28:44] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[09:28:44] [PASSED] ttm_bo_validate_swapout
[09:28:44] [PASSED] ttm_bo_validate_happy_evict
[09:28:44] [PASSED] ttm_bo_validate_all_pinned_evict
[09:28:44] [PASSED] ttm_bo_validate_allowed_only_evict
[09:28:44] [PASSED] ttm_bo_validate_deleted_evict
[09:28:44] [PASSED] ttm_bo_validate_busy_domain_evict
[09:28:44] [PASSED] ttm_bo_validate_evict_gutting
[09:28:44] [PASSED] ttm_bo_validate_recrusive_evict
stty: 'standard input': Inappropriate ioctl for device
[09:28:44] ================= [PASSED] ttm_bo_validate =================
[09:28:44] ============================================================
[09:28:44] Testing complete. Ran 102 tests: passed: 102
[09:28:44] Elapsed time: 11.346s total, 1.734s configuring, 9.397s building, 0.180s running
+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel
^ permalink raw reply [flat|nested] 9+ messages in thread* ✓ Xe.CI.BAT: success for drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
` (2 preceding siblings ...)
2026-04-02 9:28 ` ✓ CI.KUnit: success for " Patchwork
@ 2026-04-02 10:13 ` Patchwork
2026-04-02 17:38 ` ✓ Xe.CI.FULL: " Patchwork
2026-04-03 2:42 ` [PATCH] " Matthew Brost
5 siblings, 0 replies; 9+ messages in thread
From: Patchwork @ 2026-04-02 10:13 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 2760 bytes --]
== Series Details ==
Series: drm/xe: Fix slab-out-of-bounds on PT update ops retry
URL : https://patchwork.freedesktop.org/series/164284/
State : success
== Summary ==
CI Bug Log - changes from xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c_BAT -> xe-pw-164284v1_BAT
====================================================
Summary
-------
**SUCCESS**
No regressions found.
Participating hosts (14 -> 14)
------------------------------
No changes in participating hosts
Known issues
------------
Here are the changes found in xe-pw-164284v1_BAT that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1:
- bat-adlp-7: [PASS][1] -> [DMESG-WARN][2] ([Intel XE#7483])
[1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1.html
[2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@c-edp1.html
#### Possible fixes ####
* igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1:
- bat-adlp-7: [DMESG-WARN][3] ([Intel XE#7483]) -> [PASS][4]
[3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1.html
[4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/bat-adlp-7/igt@kms_flip@basic-flip-vs-wf_vblank@d-edp1.html
* igt@xe_waitfence@abstime:
- bat-dg2-oem2: [TIMEOUT][5] ([Intel XE#6506]) -> [PASS][6]
[5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/bat-dg2-oem2/igt@xe_waitfence@abstime.html
[6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/bat-dg2-oem2/igt@xe_waitfence@abstime.html
* igt@xe_waitfence@engine:
- bat-dg2-oem2: [FAIL][7] ([Intel XE#6519]) -> [PASS][8]
[7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/bat-dg2-oem2/igt@xe_waitfence@engine.html
[8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/bat-dg2-oem2/igt@xe_waitfence@engine.html
[Intel XE#6506]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6506
[Intel XE#6519]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6519
[Intel XE#7483]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7483
Build changes
-------------
* Linux: xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c -> xe-pw-164284v1
IGT_8842: 8842
xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c: 5ab3838428d9d2baa881cb9b23a30cc77e5c893c
xe-pw-164284v1: 164284v1
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/index.html
[-- Attachment #2: Type: text/html, Size: 3482 bytes --]
^ permalink raw reply [flat|nested] 9+ messages in thread* ✓ Xe.CI.FULL: success for drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
` (3 preceding siblings ...)
2026-04-02 10:13 ` ✓ Xe.CI.BAT: " Patchwork
@ 2026-04-02 17:38 ` Patchwork
2026-04-03 2:42 ` [PATCH] " Matthew Brost
5 siblings, 0 replies; 9+ messages in thread
From: Patchwork @ 2026-04-02 17:38 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 8995 bytes --]
== Series Details ==
Series: drm/xe: Fix slab-out-of-bounds on PT update ops retry
URL : https://patchwork.freedesktop.org/series/164284/
State : success
== Summary ==
CI Bug Log - changes from xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c_FULL -> xe-pw-164284v1_FULL
====================================================
Summary
-------
**SUCCESS**
No regressions found.
Participating hosts (2 -> 2)
------------------------------
No changes in participating hosts
Known issues
------------
Here are the changes found in xe-pw-164284v1_FULL that come from known issues:
### IGT changes ###
#### Possible fixes ####
* igt@xe_exec_system_allocator@eu-fault-2m-once-device-host:
- shard-lnl: [FAIL][1] ([Intel XE#7592]) -> [PASS][2]
[1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-lnl-8/igt@xe_exec_system_allocator@eu-fault-2m-once-device-host.html
[2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-lnl-6/igt@xe_exec_system_allocator@eu-fault-2m-once-device-host.html
#### Warnings ####
* igt@xe_module_load@load:
- shard-bmg: ([DMESG-WARN][3], [DMESG-WARN][4], [DMESG-WARN][5], [DMESG-WARN][6], [DMESG-WARN][7], [DMESG-WARN][8], [DMESG-WARN][9], [DMESG-WARN][10], [DMESG-WARN][11], [DMESG-WARN][12], [DMESG-WARN][13], [DMESG-WARN][14], [DMESG-WARN][15], [DMESG-WARN][16], [DMESG-WARN][17], [DMESG-WARN][18], [DMESG-WARN][19], [DMESG-FAIL][20], [DMESG-WARN][21], [DMESG-WARN][22], [DMESG-WARN][23], [DMESG-WARN][24], [DMESG-WARN][25], [DMESG-WARN][26], [DMESG-WARN][27]) ([Intel XE#5545] / [Intel XE#6652] / [Intel XE#7433]) -> ([DMESG-WARN][28], [DMESG-WARN][29], [DMESG-WARN][30], [DMESG-WARN][31], [DMESG-WARN][32], [DMESG-WARN][33], [DMESG-WARN][34], [DMESG-WARN][35], [DMESG-WARN][36], [DMESG-WARN][37], [DMESG-WARN][38], [DMESG-WARN][39], [DMESG-WARN][40], [DMESG-WARN][41], [DMESG-WARN][42], [DMESG-WARN][43], [DMESG-WARN][44], [DMESG-WARN][45], [DMESG-WARN][46], [DMESG-WARN][47], [DMESG-WARN][48], [DMESG-WARN][49], [DMESG-WARN][50], [DMESG-WARN][51], [DMESG-WARN][52]) ([Intel XE#7433])
[3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-5/igt@xe_module_load@load.html
[4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-9/igt@xe_module_load@load.html
[5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-5/igt@xe_module_load@load.html
[6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-9/igt@xe_module_load@load.html
[7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-9/igt@xe_module_load@load.html
[8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-7/igt@xe_module_load@load.html
[9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-7/igt@xe_module_load@load.html
[10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-7/igt@xe_module_load@load.html
[11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-1/igt@xe_module_load@load.html
[12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-2/igt@xe_module_load@load.html
[13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-1/igt@xe_module_load@load.html
[14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-1/igt@xe_module_load@load.html
[15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-3/igt@xe_module_load@load.html
[16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-10/igt@xe_module_load@load.html
[17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-10/igt@xe_module_load@load.html
[18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-10/igt@xe_module_load@load.html
[19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-4/igt@xe_module_load@load.html
[20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-2/igt@xe_module_load@load.html
[21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-4/igt@xe_module_load@load.html
[22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-2/igt@xe_module_load@load.html
[23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-3/igt@xe_module_load@load.html
[24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-6/igt@xe_module_load@load.html
[25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-6/igt@xe_module_load@load.html
[26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-8/igt@xe_module_load@load.html
[27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c/shard-bmg-8/igt@xe_module_load@load.html
[28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-6/igt@xe_module_load@load.html
[29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-8/igt@xe_module_load@load.html
[30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-6/igt@xe_module_load@load.html
[31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-5/igt@xe_module_load@load.html
[32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-8/igt@xe_module_load@load.html
[33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-5/igt@xe_module_load@load.html
[34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-3/igt@xe_module_load@load.html
[35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-3/igt@xe_module_load@load.html
[36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-3/igt@xe_module_load@load.html
[37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-4/igt@xe_module_load@load.html
[38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-2/igt@xe_module_load@load.html
[39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-7/igt@xe_module_load@load.html
[40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-7/igt@xe_module_load@load.html
[41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-7/igt@xe_module_load@load.html
[42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-10/igt@xe_module_load@load.html
[43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-10/igt@xe_module_load@load.html
[44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-10/igt@xe_module_load@load.html
[45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-2/igt@xe_module_load@load.html
[46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-4/igt@xe_module_load@load.html
[47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-9/igt@xe_module_load@load.html
[48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-4/igt@xe_module_load@load.html
[49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-9/igt@xe_module_load@load.html
[50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-9/igt@xe_module_load@load.html
[51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-1/igt@xe_module_load@load.html
[52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/shard-bmg-1/igt@xe_module_load@load.html
[Intel XE#5545]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5545
[Intel XE#6652]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6652
[Intel XE#7433]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7433
[Intel XE#7592]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7592
Build changes
-------------
* Linux: xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c -> xe-pw-164284v1
IGT_8842: 8842
xe-4840-5ab3838428d9d2baa881cb9b23a30cc77e5c893c: 5ab3838428d9d2baa881cb9b23a30cc77e5c893c
xe-pw-164284v1: 164284v1
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-164284v1/index.html
[-- Attachment #2: Type: text/html, Size: 9656 bytes --]
^ permalink raw reply [flat|nested] 9+ messages in thread* Re: [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-02 9:15 [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry Thomas Hellström
` (4 preceding siblings ...)
2026-04-02 17:38 ` ✓ Xe.CI.FULL: " Patchwork
@ 2026-04-03 2:42 ` Matthew Brost
2026-04-03 2:43 ` Matthew Brost
5 siblings, 1 reply; 9+ messages in thread
From: Matthew Brost @ 2026-04-03 2:42 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe, Matthew Auld, stable
On Thu, Apr 02, 2026 at 11:15:39AM +0200, Thomas Hellström wrote:
> xe_pt_update_ops_prepare() calls xe_pt_update_ops_init() at the start of
> each invocation to reset per-attempt state, but current_op was not
> included in that reset. When vm_bind_ioctl_ops_execute() retries due to
> ww-mutex contention (drm_exec_retry_on_contention), ops_execute() calls
I'm falling to see retry path around vm_bind_ioctl_ops_execute related
to drm_exec_retry_on_contention... Also by the time we get to
vm_bind_ioctl_ops_execute we have all dma-resv, right?
I believe the Kasan report but I just can't spot the bug - can you point
out the retry path to me?
Matt
> xe_pt_update_ops_prepare() again. The second call walks the same op list
> and fills ops[] starting from current_op, which still holds the value
> from the first attempt. This indexes past the end of the ops array
> allocated by xe_vma_ops_alloc(), whose size was computed for a single
> pass.
>
> KASAN reported:
> BUG: KASAN: slab-out-of-bounds in bind_op_prepare+0x89c/0xae0 [xe]
> Write of size 8 at addr ffff88812e72bae8 by task xe_evict/2848
> [...]
> bind_op_prepare+0x89c/0xae0 [xe]
> xe_pt_update_ops_prepare+0xbd0/0x1570 [xe]
> ops_execute+0x3ae/0x2030 [xe]
> vm_bind_ioctl_ops_execute+0x4d5/0xed0 [xe]
>
> The write lands at ops[1].vma (offset 360 into the second element of a
> one-element 384-byte allocation) because entries[] is exactly 360 bytes
> and current_op was 1 at the start of the retried prepare pass.
>
> Fix by resetting current_op to 0 in xe_pt_update_ops_init().
>
> Fixes: e8babb280b5e ("drm/xe: Convert multiple bind ops into single job")
> Cc: Matthew Brost <matthew.brost@intel.com>
> Cc: Matthew Auld <matthew.auld@intel.com>
> Cc: <stable@vger.kernel.org> # v6.12+
> Assisted-by: GitHub Copilot:claude-sonnet-4.6
> Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
> ---
> drivers/gpu/drm/xe/xe_pt.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/gpu/drm/xe/xe_pt.c b/drivers/gpu/drm/xe/xe_pt.c
> index 8e5f4f0dea3f..3607cd57fc4c 100644
> --- a/drivers/gpu/drm/xe/xe_pt.c
> +++ b/drivers/gpu/drm/xe/xe_pt.c
> @@ -2291,6 +2291,7 @@ xe_pt_update_ops_init(struct xe_vm_pgtable_update_ops *pt_update_ops)
> init_llist_head(&pt_update_ops->deferred);
> pt_update_ops->start = ~0x0ull;
> pt_update_ops->last = 0x0ull;
> + pt_update_ops->current_op = 0;
> xe_page_reclaim_list_init(&pt_update_ops->prl);
> }
>
> --
> 2.53.0
>
^ permalink raw reply [flat|nested] 9+ messages in thread* Re: [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-03 2:42 ` [PATCH] " Matthew Brost
@ 2026-04-03 2:43 ` Matthew Brost
2026-04-03 10:00 ` Thomas Hellström
0 siblings, 1 reply; 9+ messages in thread
From: Matthew Brost @ 2026-04-03 2:43 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe, Matthew Auld, stable
On Thu, Apr 02, 2026 at 07:42:06PM -0700, Matthew Brost wrote:
> On Thu, Apr 02, 2026 at 11:15:39AM +0200, Thomas Hellström wrote:
> > xe_pt_update_ops_prepare() calls xe_pt_update_ops_init() at the start of
> > each invocation to reset per-attempt state, but current_op was not
> > included in that reset. When vm_bind_ioctl_ops_execute() retries due to
> > ww-mutex contention (drm_exec_retry_on_contention), ops_execute() calls
>
> I'm falling to see retry path around vm_bind_ioctl_ops_execute related
> to drm_exec_retry_on_contention... Also by the time we get to
> vm_bind_ioctl_ops_execute we have all dma-resv, right?
s/vm_bind_ioctl_ops_execute/ops_execute here...
Matt
>
> I believe the Kasan report but I just can't spot the bug - can you point
> out the retry path to me?
>
> Matt
>
> > xe_pt_update_ops_prepare() again. The second call walks the same op list
> > and fills ops[] starting from current_op, which still holds the value
> > from the first attempt. This indexes past the end of the ops array
> > allocated by xe_vma_ops_alloc(), whose size was computed for a single
> > pass.
> >
> > KASAN reported:
> > BUG: KASAN: slab-out-of-bounds in bind_op_prepare+0x89c/0xae0 [xe]
> > Write of size 8 at addr ffff88812e72bae8 by task xe_evict/2848
> > [...]
> > bind_op_prepare+0x89c/0xae0 [xe]
> > xe_pt_update_ops_prepare+0xbd0/0x1570 [xe]
> > ops_execute+0x3ae/0x2030 [xe]
> > vm_bind_ioctl_ops_execute+0x4d5/0xed0 [xe]
> >
> > The write lands at ops[1].vma (offset 360 into the second element of a
> > one-element 384-byte allocation) because entries[] is exactly 360 bytes
> > and current_op was 1 at the start of the retried prepare pass.
> >
> > Fix by resetting current_op to 0 in xe_pt_update_ops_init().
> >
> > Fixes: e8babb280b5e ("drm/xe: Convert multiple bind ops into single job")
> > Cc: Matthew Brost <matthew.brost@intel.com>
> > Cc: Matthew Auld <matthew.auld@intel.com>
> > Cc: <stable@vger.kernel.org> # v6.12+
> > Assisted-by: GitHub Copilot:claude-sonnet-4.6
> > Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
> > ---
> > drivers/gpu/drm/xe/xe_pt.c | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/drivers/gpu/drm/xe/xe_pt.c b/drivers/gpu/drm/xe/xe_pt.c
> > index 8e5f4f0dea3f..3607cd57fc4c 100644
> > --- a/drivers/gpu/drm/xe/xe_pt.c
> > +++ b/drivers/gpu/drm/xe/xe_pt.c
> > @@ -2291,6 +2291,7 @@ xe_pt_update_ops_init(struct xe_vm_pgtable_update_ops *pt_update_ops)
> > init_llist_head(&pt_update_ops->deferred);
> > pt_update_ops->start = ~0x0ull;
> > pt_update_ops->last = 0x0ull;
> > + pt_update_ops->current_op = 0;
> > xe_page_reclaim_list_init(&pt_update_ops->prl);
> > }
> >
> > --
> > 2.53.0
> >
^ permalink raw reply [flat|nested] 9+ messages in thread* Re: [PATCH] drm/xe: Fix slab-out-of-bounds on PT update ops retry
2026-04-03 2:43 ` Matthew Brost
@ 2026-04-03 10:00 ` Thomas Hellström
0 siblings, 0 replies; 9+ messages in thread
From: Thomas Hellström @ 2026-04-03 10:00 UTC (permalink / raw)
To: Matthew Brost; +Cc: intel-xe, Matthew Auld, stable
On Thu, 2026-04-02 at 19:43 -0700, Matthew Brost wrote:
> On Thu, Apr 02, 2026 at 07:42:06PM -0700, Matthew Brost wrote:
> > On Thu, Apr 02, 2026 at 11:15:39AM +0200, Thomas Hellström wrote:
> > > xe_pt_update_ops_prepare() calls xe_pt_update_ops_init() at the
> > > start of
> > > each invocation to reset per-attempt state, but current_op was
> > > not
> > > included in that reset. When vm_bind_ioctl_ops_execute() retries
> > > due to
> > > ww-mutex contention (drm_exec_retry_on_contention), ops_execute()
> > > calls
> >
> > I'm falling to see retry path around vm_bind_ioctl_ops_execute
> > related
> > to drm_exec_retry_on_contention... Also by the time we get to
> > vm_bind_ioctl_ops_execute we have all dma-resv, right?
>
> s/vm_bind_ioctl_ops_execute/ops_execute here...
>
> Matt
So indeed the error commit message states that the retry happens
earlier, but the KASAN message indicates that ops_execute() was already
started with the same vops. The patch indeed fixes the KASAN splat.
We might be looking at a bigger issue here, since when we
xe_vm_set_validation_exec() we need to be prepared to handle -EDEADLK
(and -ENOMEM) for that matter.
I guess in this situation those would primarily come from allocating
and validating page-table bos, and if there is a contention arising
from *any* ww lock (like in the future eviction) in ops_execute(), that
contention affects the __until_all_locked() and causes an implicit
rerun.
so I need to dig down into what's actually causing the rerun in this
case, and we need to ensure to properly handle -EDEADLKS and -ENOMEMS
after the xe_set_validation_exec() enclosed regions.
/Thomas.
>
> >
> > I believe the Kasan report but I just can't spot the bug - can you
> > point
> > out the retry path to me?
> >
> > Matt
> >
> > > xe_pt_update_ops_prepare() again. The second call walks the same
> > > op list
> > > and fills ops[] starting from current_op, which still holds the
> > > value
> > > from the first attempt. This indexes past the end of the ops
> > > array
> > > allocated by xe_vma_ops_alloc(), whose size was computed for a
> > > single
> > > pass.
> > >
> > > KASAN reported:
> > > BUG: KASAN: slab-out-of-bounds in bind_op_prepare+0x89c/0xae0
> > > [xe]
> > > Write of size 8 at addr ffff88812e72bae8 by task xe_evict/2848
> > > [...]
> > > bind_op_prepare+0x89c/0xae0 [xe]
> > > xe_pt_update_ops_prepare+0xbd0/0x1570 [xe]
> > > ops_execute+0x3ae/0x2030 [xe]
> > > vm_bind_ioctl_ops_execute+0x4d5/0xed0 [xe]
> > >
> > > The write lands at ops[1].vma (offset 360 into the second element
> > > of a
> > > one-element 384-byte allocation) because entries[] is exactly 360
> > > bytes
> > > and current_op was 1 at the start of the retried prepare pass.
> > >
> > > Fix by resetting current_op to 0 in xe_pt_update_ops_init().
> > >
> > > Fixes: e8babb280b5e ("drm/xe: Convert multiple bind ops into
> > > single job")
> > > Cc: Matthew Brost <matthew.brost@intel.com>
> > > Cc: Matthew Auld <matthew.auld@intel.com>
> > > Cc: <stable@vger.kernel.org> # v6.12+
> > > Assisted-by: GitHub Copilot:claude-sonnet-4.6
> > > Signed-off-by: Thomas Hellström
> > > <thomas.hellstrom@linux.intel.com>
> > > ---
> > > drivers/gpu/drm/xe/xe_pt.c | 1 +
> > > 1 file changed, 1 insertion(+)
> > >
> > > diff --git a/drivers/gpu/drm/xe/xe_pt.c
> > > b/drivers/gpu/drm/xe/xe_pt.c
> > > index 8e5f4f0dea3f..3607cd57fc4c 100644
> > > --- a/drivers/gpu/drm/xe/xe_pt.c
> > > +++ b/drivers/gpu/drm/xe/xe_pt.c
> > > @@ -2291,6 +2291,7 @@ xe_pt_update_ops_init(struct
> > > xe_vm_pgtable_update_ops *pt_update_ops)
> > > init_llist_head(&pt_update_ops->deferred);
> > > pt_update_ops->start = ~0x0ull;
> > > pt_update_ops->last = 0x0ull;
> > > + pt_update_ops->current_op = 0;
> > > xe_page_reclaim_list_init(&pt_update_ops->prl);
> > > }
> > >
> > > --
> > > 2.53.0
> > >
^ permalink raw reply [flat|nested] 9+ messages in thread