From: "Jouni Högander" <jouni.hogander@intel.com>
To: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Cc: "Jouni Högander" <jouni.hogander@intel.com>,
dri-devel@lists.freedesktop.org
Subject: [PATCH 3/7] drm/dp: Include PSR2 granularity registers into PSR capability size define
Date: Wed, 8 Apr 2026 17:00:55 +0300 [thread overview]
Message-ID: <20260408140059.252067-4-jouni.hogander@intel.com> (raw)
In-Reply-To: <20260408140059.252067-1-jouni.hogander@intel.com>
Currently EDP_PSR_RECEIVER_CAP_SIZE contains only DP_PSR_SUPPORT and
DP_PSR_CAPS register. Include also granularity registers into this size to
avoid need to read them separately.
Cc: dri-devel@lists.freedesktop.org
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
include/drm/display/drm_dp.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/include/drm/display/drm_dp.h b/include/drm/display/drm_dp.h
index 8b15d3eeb716..9af87c88b9c4 100644
--- a/include/drm/display/drm_dp.h
+++ b/include/drm/display/drm_dp.h
@@ -1691,7 +1691,7 @@ enum drm_dp_phy {
#define DP_RECEIVER_CAP_SIZE 0xf
#define DP_DSC_RECEIVER_CAP_SIZE 0x10 /* DSC Capabilities 0x60 through 0x6F */
#define DP_DSC_BRANCH_CAP_SIZE 3
-#define EDP_PSR_RECEIVER_CAP_SIZE 2
+#define EDP_PSR_RECEIVER_CAP_SIZE 5
#define EDP_DISPLAY_CTL_CAP_SIZE 5
#define DP_LTTPR_COMMON_CAP_SIZE 8
#define DP_LTTPR_PHY_CAP_SIZE 3
--
2.43.0
next prev parent reply other threads:[~2026-04-08 14:01 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-08 14:00 [PATCH 0/6] PSR/Panel Replay/ALPM logging improvements Jouni Högander
2026-04-08 14:00 ` [PATCH 1/7] drm/i915/psr: Improve PSR state information in crtc state dump Jouni Högander
2026-04-08 14:00 ` [PATCH 2/7] drm/i915/alpm: Dump out computed ALPM parameters " Jouni Högander
2026-04-08 14:00 ` Jouni Högander [this message]
2026-04-08 14:00 ` [PATCH 4/7] drm/i915/psr: Add new macro for accessing cached PSR DPCD registers Jouni Högander
2026-04-08 14:04 ` Jani Nikula
2026-04-08 14:00 ` [PATCH 5/7] drm/i915/psr: Read all PSR capability registers at once Jouni Högander
2026-04-08 14:00 ` [PATCH 6/7] drm/i915/psr: Dump out PSR and Panel Replay DPCD registers Jouni Högander
2026-04-08 14:00 ` [PATCH 7/7] drm/i915/alpm: Dump out ALPM capability DPCD register Jouni Högander
2026-04-08 14:09 ` ✗ CI.checkpatch: warning for PSR/Panel Replay/ALPM logging improvements Patchwork
2026-04-08 14:10 ` ✗ CI.KUnit: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260408140059.252067-4-jouni.hogander@intel.com \
--to=jouni.hogander@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox