From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 16AC1C43458 for ; Mon, 29 Jun 2026 02:29:53 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id CCB4010E6A6; Mon, 29 Jun 2026 02:29:52 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="vMGlWVzF"; dkim-atps=neutral Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010033.outbound.protection.outlook.com [40.93.198.33]) by gabe.freedesktop.org (Postfix) with ESMTPS id 3757710E6A6 for ; Mon, 29 Jun 2026 02:29:50 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=uDhI7PQhHCnkoDJbhKOul/0v3Uxir7q59Fru8CFFE6BCTe5FTmPapjmxnCro4QlXEJwTdzShOTFkLrs4gIWYDwmthuji/Eao3Nlu3m7VP9R13c3nwstIT4qv7mHyv+DsLZWM5hMZ6bLO+ef0X+mjKjllP3GNBltg47kKwFiOWmb8QLrxofMBe/iyTxAyqBWWSqhQGUwoJssizG9W8o4b5xJlhNLpzaFayTXBfKwwPRWM9AermAsdFE6MEeJt45NQ0BJT6a7P436Vc4cSXtT7H0GHyYBW4+V5vB8JvhtnTI2uCAnDnGS2wTr9/YrgWb3zJkC8yl69X5fgwFlaatvnyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l7wMxMpnvXESuaXJ6s8vdF6r0Hb7tjt4Owp+PUNDk8A=; b=uM40OjTYTj0dme6vf+MEAQXIVYu5wNgrPjmdg+d2E27MEG1S49OB9nct37i1REQancHfzK/Bll6Fucc7VvYFfhJH6NoUuMKu9Ch6iCl/+mNEMS4Oue7OF2yEHjCBy5p90VAXtH7K30GvBl8G83WJlMbJsJuQI+JJvU7DbDDHWGFHN1CmYBfd91MwMsAhYPLYcxPFSsU6vUM1GeS0vlHq3/6RRQrZs9NE9lfAvQ9bN5TEAtJcAg9S6TxLHv96E7sdqJafd0M6hlYm+wKlrBTMhiFWeyeVrJ09/VtllrkauMjbLBK5T/5/iGBB5Cqx5HUoqAw8RUq9argGQKEiPkEbmA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l7wMxMpnvXESuaXJ6s8vdF6r0Hb7tjt4Owp+PUNDk8A=; b=vMGlWVzFFbHswM+T841Hq4rTJuN9wLhFmdWII4gNolqdgSStCt2GxAF0EHmSNpGiiROUyVKZvNEf4gtIf2F5jWkkXjdxnr0t+P/kaforiG9rSFV/4Q0UHOl4EqDH+5TwZU65yzT3ikbMuWucU/c9Eaw8i/oY92Hh/LHCPfDsFxA= Received: from SN7PR04CA0036.namprd04.prod.outlook.com (2603:10b6:806:120::11) by BY5PR12MB4244.namprd12.prod.outlook.com (2603:10b6:a03:204::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.159.19; Mon, 29 Jun 2026 02:29:44 +0000 Received: from SA2PEPF0000150A.namprd04.prod.outlook.com (2603:10b6:806:120:cafe::60) by SN7PR04CA0036.outlook.office365.com (2603:10b6:806:120::11) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.159.19 via Frontend Transport; Mon, 29 Jun 2026 02:29:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C Received: from satlexmb07.amd.com (165.204.84.17) by SA2PEPF0000150A.mail.protection.outlook.com (10.167.242.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.181.6 via Frontend Transport; Mon, 29 Jun 2026 02:29:44 +0000 Received: from honglei-remote.amd.com (10.180.168.240) by satlexmb07.amd.com (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.41; Sun, 28 Jun 2026 21:29:42 -0500 From: Honglei Huang To: CC: Honglei Huang , Matthew Brost Subject: [PATCH v7 5/5] drm/gpusvm: let the drm_gpusvm core context purely MM level Date: Mon, 29 Jun 2026 10:29:21 +0800 Message-ID: <20260629022921.17533-6-honghuan@amd.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260629022921.17533-1-honghuan@amd.com> References: <20260629022921.17533-1-honghuan@amd.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: satlexmb08.amd.com (10.181.42.217) To satlexmb07.amd.com (10.181.42.216) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF0000150A:EE_|BY5PR12MB4244:EE_ X-MS-Office365-Filtering-Correlation-Id: 20c2c5e2-b97e-460d-a082-08ded58647db X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|36860700016|23010399003|376014|1800799024|56012099006|11063799006|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: mSl4VwEnHupvqO2CgdJ//hfRNcKXfBsyXVP3wUFMZ30sWGFlIX4eXhNcsI++Rbxr0JU1Cq/8Ag7J4Fgt6jxOw75vfFi57Mx2L43hGnE5Myhi4hlsVSvXjZ1qURZ6njE/2euIrvGfm9cP6gRl5676D02C2+WpK/O9Xhx7qmr5E8ZTVxfkZqYBqx+vfSLv/RcGTOkzSsdbaKh37Gf2VKhJJQEakUjiZwDPuYhrRD5iSfHkD6gmlCQ7ZMwejHsMfrIBKNqon52VhMI15O0ltny4OqVW5laHMNWIF+Fu6kMU7+pL/CC3KbNHPiX7v6B4alkvxTmGweRICTpPdHEJRMGGMBVV+HaOGOwvXVXacaaPNUAPvnKRl0bjeo/3oCq2V7EVfCpVxKIaqY5bRtoMI1lO5Bw6Dr9+O8hDL9YXFGg3edj/1RV6u39QZR9SwExLjhpVZWXzDKl2irofw+Ed1z21gjuDvs8Nk+D4qSWElt0XFMvNrXKcBI0okGlLDOk+w/2j1eayuyhLzvhGqt65mtxw0DVw+gt60rcQvL+vWTW16HpWenrfRyrb0Ce0/X8plk8Ux95VdzfkMHqGa/NQQrFkd+TV7n57mRKut97WcJCBHU72oRDICp6IG+0/x0a4e3n3pkUE8wxEUMjYSdH7dz0IMtp1bPFOTIWaSjPmviPeXHy2FUDOy7YzavT11fW2jOX0A1uTGSuA4EL2bowYvxXztA== X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:satlexmb07.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(36860700016)(23010399003)(376014)(1800799024)(56012099006)(11063799006)(22082099003)(18002099003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: tUbVgCDE1TjE6ktOG6poivahYH5QfHZSakctSBWIGjJftLivp44eEE4xrkNw7GHIvw9aEbLnNoD9FKlAKct2NaI7mcFyUcXiwbBKql005U0OnnRKVBt78uU5jCTMlD+0DyIO57egL1dMKqjJPhE3bLESpS8AyX+EVplvAMdkAAovHCoEC8zH2Cu2lC2lBKdqgpNyR8Fkk2WqVnyu7As/844pWZcLU3NHu9sqXnXRTc+g/zsHaNsFfjNk5SaQIxGSCwC7kTs4LrwUDD9MtLlHiV0Dm89InTf21TCQGJR9GE1sTdPZxutdRgJJRVSF1GW5/BtpJUB0VsPXvQsmW8Ym+pqyeg6Qyptv369ucs3k5q4mmrwepJ1NwnjYQqrnfNv8dj+xXx6tkS+i9/7hp5ADiN8touywQW/gLocFtF0CkvmIjK0RH4iu7hsKo7g4kzys X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jun 2026 02:29:44.0445 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 20c2c5e2-b97e-460d-a082-08ded58647db X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[satlexmb07.amd.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF0000150A.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB4244 X-BeenThere: intel-xe@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel Xe graphics driver List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-xe-bounces@lists.freedesktop.org Sender: "Intel-xe" The core mechanism of drm_gpusvm is HMM, which is fundamentally an MM side subsystem. A drm_device, enters the picture on the device side at DMA mapping / GPU bind. So move struct drm_device from struct drm_gpusvm in drm_gpusvm. Let drm_gpusvm keep its core neutral and leave device side decisions to the driver. Make drm_gpusvm a pure MM level object. - Move the drm_device from struct drm_gpusvm. drm_device now stored in drm_gpusvm_pages. - Drop the drm parameter from drm_gpusvm_init() - Update the xe call sites in xe_svm_init() and other callers. drm_device does not disappear from the framework, it is relocated onto each drm_gpusvm_pages where DMA actually happens. Suggested-by: Matthew Brost Reviewed-by: Matthew Brost Signed-off-by: Honglei Huang --- drivers/gpu/drm/drm_gpusvm.c | 8 ++++---- drivers/gpu/drm/xe/xe_svm.c | 4 ++-- drivers/gpu/drm/xe/xe_svm.h | 2 +- include/drm/drm_gpusvm.h | 4 +--- 4 files changed, 8 insertions(+), 10 deletions(-) diff --git a/drivers/gpu/drm/drm_gpusvm.c b/drivers/gpu/drm/drm_gpusvm.c index e0fd0b2fcc5..fcfe635bc19 100644 --- a/drivers/gpu/drm/drm_gpusvm.c +++ b/drivers/gpu/drm/drm_gpusvm.c @@ -439,7 +439,6 @@ static const struct mmu_interval_notifier_ops drm_gpusvm_notifier_ops = { * drm_gpusvm_init() - Initialize the GPU SVM. * @gpusvm: Pointer to the GPU SVM structure. * @name: Name of the GPU SVM. - * @drm: Pointer to the DRM device structure. * @mm: Pointer to the mm_struct for the address space. * @mm_start: Start address of GPU SVM. * @mm_range: Range of the GPU SVM. @@ -453,7 +452,9 @@ static const struct mmu_interval_notifier_ops drm_gpusvm_notifier_ops = { * This function initializes the GPU SVM. * * Note: If only using the simple drm_gpusvm_pages API (get/unmap/free), - * then only @gpusvm, @name, and @drm are expected. However, the same base + * then only @gpusvm and @name are expected. The @drm drm_device for dma + * mappings is bound per-pages via drm_gpusvm_init_pages() before the first + * drm_gpusvm_get_pages() call. However, the same base * @gpusvm can also be used with both modes together in which case the full * setup is needed, where the core drm_gpusvm_pages API will simply never use * the other fields. @@ -461,7 +462,7 @@ static const struct mmu_interval_notifier_ops drm_gpusvm_notifier_ops = { * Return: 0 on success, a negative error code on failure. */ int drm_gpusvm_init(struct drm_gpusvm *gpusvm, - const char *name, struct drm_device *drm, + const char *name, struct mm_struct *mm, unsigned long mm_start, unsigned long mm_range, unsigned long notifier_size, @@ -479,7 +480,6 @@ int drm_gpusvm_init(struct drm_gpusvm *gpusvm, } gpusvm->name = name; - gpusvm->drm = drm; gpusvm->mm = mm; gpusvm->mm_start = mm_start; gpusvm->mm_range = mm_range; diff --git a/drivers/gpu/drm/xe/xe_svm.c b/drivers/gpu/drm/xe/xe_svm.c index d515647192e..3283b74f7d5 100644 --- a/drivers/gpu/drm/xe/xe_svm.c +++ b/drivers/gpu/drm/xe/xe_svm.c @@ -911,7 +911,7 @@ int xe_svm_init(struct xe_vm *vm) return err; } - err = drm_gpusvm_init(&vm->svm.gpusvm, "Xe SVM", &vm->xe->drm, + err = drm_gpusvm_init(&vm->svm.gpusvm, "Xe SVM", current->mm, 0, vm->size, xe_modparam.svm_notifier_size * SZ_1M, &gpusvm_ops, fault_chunk_sizes, @@ -925,7 +925,7 @@ int xe_svm_init(struct xe_vm *vm) } } else { err = drm_gpusvm_init(&vm->svm.gpusvm, "Xe SVM (simple)", - &vm->xe->drm, NULL, 0, 0, 0, NULL, + NULL, 0, 0, 0, NULL, NULL, 0); } diff --git a/drivers/gpu/drm/xe/xe_svm.h b/drivers/gpu/drm/xe/xe_svm.h index 1423ab2f1d6..63ea991e2cb 100644 --- a/drivers/gpu/drm/xe/xe_svm.h +++ b/drivers/gpu/drm/xe/xe_svm.h @@ -235,7 +235,7 @@ static inline int xe_svm_init(struct xe_vm *vm) { #if IS_ENABLED(CONFIG_DRM_GPUSVM) - return drm_gpusvm_init(&vm->svm.gpusvm, "Xe SVM (simple)", &vm->xe->drm, + return drm_gpusvm_init(&vm->svm.gpusvm, "Xe SVM (simple)", NULL, 0, 0, 0, NULL, NULL, 0); #else return 0; diff --git a/include/drm/drm_gpusvm.h b/include/drm/drm_gpusvm.h index 2862104aa1b..b7d987bf76a 100644 --- a/include/drm/drm_gpusvm.h +++ b/include/drm/drm_gpusvm.h @@ -195,7 +195,6 @@ struct drm_gpusvm_range { * struct drm_gpusvm - GPU SVM structure * * @name: Name of the GPU SVM - * @drm: Pointer to the DRM device structure * @mm: Pointer to the mm_struct for the address space * @mm_start: Start address of GPU SVM * @mm_range: Range of the GPU SVM @@ -219,7 +218,6 @@ struct drm_gpusvm_range { */ struct drm_gpusvm { const char *name; - struct drm_device *drm; struct mm_struct *mm; unsigned long mm_start; unsigned long mm_range; @@ -271,7 +269,7 @@ struct drm_gpusvm_ctx { }; int drm_gpusvm_init(struct drm_gpusvm *gpusvm, - const char *name, struct drm_device *drm, + const char *name, struct mm_struct *mm, unsigned long mm_start, unsigned long mm_range, unsigned long notifier_size, -- 2.34.1