Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Borah, Chaitanya Kumar" <chaitanya.kumar.borah@intel.com>
To: "Golani,
	Mitulkumar Ajitkumar" <mitulkumar.ajitkumar.golani@intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Cc: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
	"Shankar, Uma" <uma.shankar@intel.com>,
	"Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>,
	"Jouni Högander" <jouni.hogander@intel.com>
Subject: Re: [PATCH v3 7/8] drm/i915/vrr: Return from CMRR compute config in case of PSR2 enabled
Date: Thu, 16 Jul 2026 19:25:00 +0530	[thread overview]
Message-ID: <2c744e7c-b331-4aa6-b593-80f74cd57ebd@intel.com> (raw)
In-Reply-To: <IA1PR11MB63480F3F524DC9318ADDD7EAB2C72@IA1PR11MB6348.namprd11.prod.outlook.com>



On 7/16/2026 5:59 PM, Golani, Mitulkumar Ajitkumar wrote:
> 
> 
>> -----Original Message-----
>> From: Borah, Chaitanya Kumar <chaitanya.kumar.borah@intel.com>
>> Sent: 15 July 2026 18:45
>> To: Golani, Mitulkumar Ajitkumar <mitulkumar.ajitkumar.golani@intel.com>;
>> intel-gfx@lists.freedesktop.org
>> Cc: intel-xe@lists.freedesktop.org; Shankar, Uma <uma.shankar@intel.com>;
>> Nautiyal, Ankit K <ankit.k.nautiyal@intel.com>
>> Subject: Re: [PATCH v3 7/8] drm/i915/vrr: Return from CMRR compute config
>> in case of PSR2 enabled
>>
>>
>>
>> On 7/14/2026 4:09 PM, Mitul Golani wrote:
>>> CMRR is mutually exclusive to PSR2, hence return from CMRR if PSR2 is
>>> already computed.
>>>
>>> Signed-off-by: Mitul Golani <mitulkumar.ajitkumar.golani@intel.com>
>>> ---
>>>    drivers/gpu/drm/i915/display/intel_vrr.c | 3 +++
>>>    1 file changed, 3 insertions(+)
>>>
>>> diff --git a/drivers/gpu/drm/i915/display/intel_vrr.c
>>> b/drivers/gpu/drm/i915/display/intel_vrr.c
>>> index 52fe40fdbdb3..ca3cac5aa6ab 100644
>>> --- a/drivers/gpu/drm/i915/display/intel_vrr.c
>>> +++ b/drivers/gpu/drm/i915/display/intel_vrr.c
>>> @@ -202,6 +202,9 @@ intel_vrr_cmrr_compute_config(struct
>> intel_crtc_state *crtc_state)
>>>    	if (!HAS_CMRR(display))
>>>    		return;
>>>
>>> +	if (crtc_state->has_sel_update)
>>> +		return;
>>> +
>>
>> This won't work because psr_compute_config happens after
>> vrr_compute_config.
>>
>> Also is this the best flag to identify PSR2?
> 
> AFAIK, this is the suitable flag to guard PSR2.
> 

crtc_state->has_sel_update is also set for Panel Replay.

So I think you would need something like

crtc_state->has_psr && crtc_state->has_sel_update &&
!crtc_state->has_panel_replay


Adding Jouni if he has something to add.


> thanks for pointing out the other problem which is actually a chicken and egg problem, I will look into it and address in the next revision
> 
> Thanks
> 
>>
>>>    	/* No CMRR ratio configured through debugfs */
>>>    	if (!crtc->force_cmrr.numerator)
>>>    		return;
> 


  reply	other threads:[~2026-07-16 13:55 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-14 10:39 [PATCH v3 0/8] Enable CMRR in fixed-RR VRR path Mitul Golani
2026-07-14 10:39 ` [PATCH v3 1/8] drm/i915/vrr: Add per-CRTC vrr/cmrr debugfs control Mitul Golani
2026-07-15 13:12   ` Borah, Chaitanya Kumar
2026-07-16 14:37   ` Naladala, Ramanaidu
2026-07-16 14:59     ` Borah, Chaitanya Kumar
2026-07-14 10:39 ` [PATCH v3 2/8] drm/i915/display: Move CMRR crtc_state members under VRR Mitul Golani
2026-07-15 13:13   ` Borah, Chaitanya Kumar
2026-07-14 10:39 ` [PATCH v3 3/8] drm/i915/vrr: Compute CMRR fractional timings generically Mitul Golani
2026-07-15 13:14   ` Borah, Chaitanya Kumar
2026-07-16  8:04     ` Golani, Mitulkumar Ajitkumar
2026-07-14 10:39 ` [PATCH v3 4/8] drm/i915/vrr: Dump CMRR state in the crtc state dump Mitul Golani
2026-07-15 13:14   ` Borah, Chaitanya Kumar
2026-07-14 10:39 ` [PATCH v3 5/8] drm/i915/vrr: Move CMRR hw registers to fix refresh rate path Mitul Golani
2026-07-15 13:14   ` Borah, Chaitanya Kumar
2026-07-16 12:02     ` Golani, Mitulkumar Ajitkumar
2026-07-16 13:27       ` Borah, Chaitanya Kumar
2026-07-16 13:32         ` Golani, Mitulkumar Ajitkumar
2026-07-14 10:39 ` [PATCH v3 6/8] drm/i915/vrr: Program CMRR enable/disable from transcoder timings Mitul Golani
2026-07-15 13:14   ` Borah, Chaitanya Kumar
2026-07-14 10:39 ` [PATCH v3 7/8] drm/i915/vrr: Return from CMRR compute config in case of PSR2 enabled Mitul Golani
2026-07-15 13:15   ` Borah, Chaitanya Kumar
2026-07-16 12:29     ` Golani, Mitulkumar Ajitkumar
2026-07-16 13:55       ` Borah, Chaitanya Kumar [this message]
2026-07-14 10:39 ` [PATCH v3 8/8] drm/i915/vrr: Enable cmrr Mitul Golani
2026-07-15 13:15   ` Borah, Chaitanya Kumar
2026-07-14 10:57 ` ✓ CI.KUnit: success for Enable CMRR in fixed-RR VRR path (rev2) Patchwork
2026-07-14 11:33 ` ✓ Xe.CI.BAT: " Patchwork
2026-07-14 16:16 ` ✓ Xe.CI.FULL: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=2c744e7c-b331-4aa6-b593-80f74cd57ebd@intel.com \
    --to=chaitanya.kumar.borah@intel.com \
    --cc=ankit.k.nautiyal@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=jouni.hogander@intel.com \
    --cc=mitulkumar.ajitkumar.golani@intel.com \
    --cc=uma.shankar@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox