From: "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>
To: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
Cc: <intel-gfx@lists.freedesktop.org>,
<intel-xe@lists.freedesktop.org>,
<dri-devel@lists.freedesktop.org>, <jouni.hogander@intel.com>,
<animesh.manna@intel.com>
Subject: Re: [PATCH 12/19] drm/i915/psr: Write the PR config DPCDs in burst mode
Date: Wed, 25 Mar 2026 13:38:00 +0530 [thread overview]
Message-ID: <6bf0994e-b662-47ae-a542-eaaf92180d16@intel.com> (raw)
In-Reply-To: <abQEUmV5SZVWCAX7@intel.com>
On 3/13/2026 6:04 PM, Ville Syrjälä wrote:
> On Wed, Mar 11, 2026 at 05:06:04PM +0530, Ankit Nautiyal wrote:
>> Replace the consecutive single-byte writes to PANEL_REPLAY_CONFIG and
>> CONFIG2 with one drm_dp_dpcd_write() burst starting at PANEL_REPLAY_CONFIG,
>> reducing AUX transactions.
>>
>> Suggested-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>> Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_psr.c | 18 ++++++++++++------
>> 1 file changed, 12 insertions(+), 6 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
>> index 5041a5a138d1..ee6e26abd05e 100644
>> --- a/drivers/gpu/drm/i915/display/intel_psr.c
>> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
>> @@ -774,27 +774,33 @@ static bool psr2_su_region_et_valid(struct intel_connector *connector, bool pane
>> static void _panel_replay_enable_sink(struct intel_dp *intel_dp,
>> const struct intel_crtc_state *crtc_state)
>> {
>> - u8 val = DP_PANEL_REPLAY_ENABLE |
>> + struct intel_display *display = to_intel_display(intel_dp);
>> + u8 panel_replay_config = DP_PANEL_REPLAY_ENABLE |
>> DP_PANEL_REPLAY_VSC_SDP_CRC_EN |
>> DP_PANEL_REPLAY_UNRECOVERABLE_ERROR_EN |
>> DP_PANEL_REPLAY_RFB_STORAGE_ERROR_EN |
>> DP_PANEL_REPLAY_ACTIVE_FRAME_CRC_ERROR_EN;
>> u8 panel_replay_config2 = DP_PANEL_REPLAY_CRC_VERIFICATION;
>> + u8 buf[2];
> u8 panel_replay_config[2];
>
> would reduce the number of variables we have to contend with.
Makes sense. I will change as suggested in the next version.
>
>> + int ret;
>>
>> if (crtc_state->has_sel_update)
>> - val |= DP_PANEL_REPLAY_SU_ENABLE;
>> + panel_replay_config |= DP_PANEL_REPLAY_SU_ENABLE;
>>
>> if (crtc_state->enable_psr2_su_region_et)
>> - val |= DP_PANEL_REPLAY_ENABLE_SU_REGION_ET;
>> + panel_replay_config |= DP_PANEL_REPLAY_ENABLE_SU_REGION_ET;
>>
>> if (crtc_state->req_psr2_sdp_prior_scanline)
>> panel_replay_config2 |=
>> DP_PANEL_REPLAY_SU_REGION_SCANLINE_CAPTURE;
>>
>> - drm_dp_dpcd_writeb(&intel_dp->aux, PANEL_REPLAY_CONFIG, val);
>> + buf[0] = panel_replay_config;
>> + buf[1] = panel_replay_config2;
>> +
>> + ret = drm_dp_dpcd_write(&intel_dp->aux, PANEL_REPLAY_CONFIG, buf, sizeof(buf));
>>
>> - drm_dp_dpcd_writeb(&intel_dp->aux, PANEL_REPLAY_CONFIG2,
>> - panel_replay_config2);
>> + if (ret < 0 || ret != sizeof(buf))
> The < 0 check is redunadnt.
You are right, the other condition is sufficient. I will drop the
redundant check.
Regards,
Ankit
>
>> + drm_dbg_kms(display->drm, "Failed to write Panel Replay Configs\n");
>> }
>>
>> static void _psr_enable_sink(struct intel_dp *intel_dp,
>> --
>> 2.45.2
next prev parent reply other threads:[~2026-03-25 8:08 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-11 11:35 [PATCH 00/19] Fix Adaptive Sync SDP for PR with Link ON + Auxless ALPM Ankit Nautiyal
2026-03-11 11:35 ` [PATCH 01/19] drm/dp: Rename and relocate AS SDP payload field masks Ankit Nautiyal
2026-03-13 11:44 ` Ville Syrjälä
2026-03-11 11:35 ` [PATCH 02/19] drm/dp: Clean up DPRX feature enumeration macros Ankit Nautiyal
2026-03-13 11:45 ` Ville Syrjälä
2026-03-17 16:05 ` Jani Nikula
2026-03-25 7:57 ` Nautiyal, Ankit K
2026-03-11 11:35 ` [PATCH 03/19] drm/dp: Add bits for AS SDP FAVT Payload Fields Parsing support Ankit Nautiyal
2026-03-13 11:48 ` Ville Syrjälä
2026-03-11 11:35 ` [PATCH 04/19] drm/dp: Add DPCD for configuring AS SDP for PR + VRR Ankit Nautiyal
2026-03-13 11:52 ` Ville Syrjälä
2026-03-25 7:59 ` Nautiyal, Ankit K
2026-03-11 11:35 ` [PATCH 05/19] drm/i915/dp: Fix readback for target_rr in Adaptive Sync SDP Ankit Nautiyal
2026-03-11 11:35 ` [PATCH 06/19] drm/i915/vrr: Avoid vrr for PCON with HDMI2.1 sink Ankit Nautiyal
2026-03-11 11:35 ` [PATCH 07/19] drm/i915/dp: Account for AS_SDP guardband only when enabled Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 08/19] drm/i915/dp: Add a helper to decide if AS SDP can be used Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 09/19] drm/i915/dp: Skip AS SDP for DP branch devices Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 10/19] drm/i915/dp: Use revision field of AS SDP data structure Ankit Nautiyal
2026-03-13 11:55 ` Ville Syrjälä
2026-03-25 8:01 ` Nautiyal, Ankit K
2026-03-11 11:36 ` [PATCH 11/19] drm/i915/dp: Add member to intel_dp to store AS SDP v2 support Ankit Nautiyal
2026-03-13 12:31 ` Ville Syrjälä
2026-03-25 8:02 ` Nautiyal, Ankit K
2026-03-11 11:36 ` [PATCH 12/19] drm/i915/psr: Write the PR config DPCDs in burst mode Ankit Nautiyal
2026-03-13 12:34 ` Ville Syrjälä
2026-03-25 8:08 ` Nautiyal, Ankit K [this message]
2026-03-11 11:36 ` [PATCH 13/19] drm/i915/display: Add helper for AS SDP transmission time selection Ankit Nautiyal
2026-03-13 12:36 ` Ville Syrjälä
2026-03-25 8:09 ` Nautiyal, Ankit K
2026-03-26 9:23 ` Nautiyal, Ankit K
2026-03-11 11:36 ` [PATCH 14/19] drm/i915/psr: Program Panel Replay CONFIG3 using AS SDP transmission time Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 15/19] drm/i915/dp: Set relevant Downspread Ctrl DPCD bits for PR + Auxless ALPM Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 16/19] drm/i915/dp: Program AS SDP DB[1:0] for PR with Link off Ankit Nautiyal
2026-03-13 12:40 ` Ville Syrjälä
2026-03-11 11:36 ` [PATCH 17/19] drm/i915/dp: Split AS SDP computation between compute_config and compute_config_late Ankit Nautiyal
2026-03-11 11:36 ` [PATCH 18/19] drm/i915/dp: Make provision for AS SDP version 1 Ankit Nautiyal
2026-03-13 12:42 ` Ville Syrjälä
2026-03-25 8:18 ` Nautiyal, Ankit K
2026-03-11 11:36 ` [PATCH 19/19] drm/i915/dp: Always enable AS SDP if supported by source + sink Ankit Nautiyal
2026-03-11 12:05 ` ✓ CI.KUnit: success for Fix Adaptive Sync SDP for PR with Link ON + Auxless ALPM (rev2) Patchwork
2026-03-11 13:30 ` ✓ Xe.CI.BAT: " Patchwork
2026-03-12 3:16 ` ✓ Xe.CI.FULL: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6bf0994e-b662-47ae-a542-eaaf92180d16@intel.com \
--to=ankit.k.nautiyal@intel.com \
--cc=animesh.manna@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=jouni.hogander@intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox