intel-xe.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
* [PATCH 0/5] Implement Wa_14021768792 to bypass m_n ratio limit
@ 2024-09-05 11:55 Ankit Nautiyal
  2024-09-05 11:55 ` [PATCH 1/5] drm/i915/display: Add bits for link_n_exended for DISPLAY >= 14 Ankit Nautiyal
                   ` (12 more replies)
  0 siblings, 13 replies; 17+ messages in thread
From: Ankit Nautiyal @ 2024-09-05 11:55 UTC (permalink / raw)
  To: intel-gfx, intel-xe; +Cc: jani.nikula

For Platforms that support higher link rates, there is a limitation on
Link M /Link N ratio.
If the CEILING( Link M / Link N ) ratio is greater than 10.0, then
hardware cannot support the given resolution / refresh rate at the given
configuration.
For BMG Wa_14021768792 helps to bypass this limitation and allows it to
support the ratio till 15.0.

This series adds the missing restrictions for earlier platforms and adds
the Wa_14021768792 for BMG as per Bspec:49266

Ankit Nautiyal (5):
  drm/i915/display: Add bits for link_n_exended for DISPLAY >= 14
  drm/i915/display: Limit m/n ratio to 10 for display > 12
  drm/i915/display: Add bits for Wa_14021768792 for linkm/n ratio > 10
  drm/i915/display: Implement Wa_14021768792 for BMG DP for link_m/n
    ratio > 10
  drm/i915: Add Wa_14021768792 as per WA framework

 drivers/gpu/drm/i915/display/intel_display.c  | 132 ++++++++++++++++--
 drivers/gpu/drm/i915/display/intel_display.h  |  14 +-
 .../drm/i915/display/intel_display_types.h    |   3 +
 .../gpu/drm/i915/display/intel_display_wa.h   |   2 +
 drivers/gpu/drm/i915/display/intel_dp.c       |  66 +++++++--
 drivers/gpu/drm/i915/display/intel_dp.h       |   5 +
 drivers/gpu/drm/i915/display/intel_dp_mst.c   |  37 +++--
 drivers/gpu/drm/i915/display/intel_fdi.c      |  15 +-
 drivers/gpu/drm/i915/i915_reg.h               |   7 +
 drivers/gpu/drm/xe/display/xe_display_wa.c    |   5 +
 drivers/gpu/drm/xe/xe_wa_oob.rules            |   1 +
 11 files changed, 241 insertions(+), 46 deletions(-)

-- 
2.45.2


^ permalink raw reply	[flat|nested] 17+ messages in thread

end of thread, other threads:[~2024-09-07 11:59 UTC | newest]

Thread overview: 17+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-09-05 11:55 [PATCH 0/5] Implement Wa_14021768792 to bypass m_n ratio limit Ankit Nautiyal
2024-09-05 11:55 ` [PATCH 1/5] drm/i915/display: Add bits for link_n_exended for DISPLAY >= 14 Ankit Nautiyal
2024-09-05 13:22   ` Jani Nikula
2024-09-05 14:38     ` Nautiyal, Ankit K
2024-09-05 11:55 ` [PATCH 2/5] drm/i915/display: Limit m/n ratio to 10 for display > 12 Ankit Nautiyal
2024-09-05 11:55 ` [PATCH 3/5] drm/i915/display: Add bits for Wa_14021768792 for linkm/n ratio > 10 Ankit Nautiyal
2024-09-05 11:55 ` [PATCH 4/5] drm/i915/display: Implement Wa_14021768792 for BMG DP for link_m/n " Ankit Nautiyal
2024-09-05 11:55 ` [PATCH 5/5] drm/i915: Add Wa_14021768792 as per WA framework Ankit Nautiyal
2024-09-06  9:11   ` Jani Nikula
2024-09-05 11:59 ` ✓ CI.Patch_applied: success for Implement Wa_14021768792 to bypass m_n ratio limit Patchwork
2024-09-05 11:59 ` ✗ CI.checkpatch: warning " Patchwork
2024-09-05 12:00 ` ✓ CI.KUnit: success " Patchwork
2024-09-05 12:13 ` ✓ CI.Build: " Patchwork
2024-09-05 12:18 ` ✓ CI.Hooks: " Patchwork
2024-09-05 12:20 ` ✗ CI.checksparse: warning " Patchwork
2024-09-05 12:39 ` ✓ CI.BAT: success " Patchwork
2024-09-07 11:59 ` ✓ CI.FULL: " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).