Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Gustavo Sousa <gustavo.sousa@intel.com>
To: "Bhadane, Dnyaneshwar" <dnyaneshwar.bhadane@intel.com>,
	"intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>
Subject: RE: [PATCH] drm/xe/nvls: Update PCI IDs
Date: Tue, 9 Jun 2026 14:02:04 -0300	[thread overview]
Message-ID: <87ik7rprzn.fsf@intel.com> (raw)
In-Reply-To: <IA1PR11MB62668CABB8F8F92C53A19467E20F2@IA1PR11MB6266.namprd11.prod.outlook.com>

"Bhadane, Dnyaneshwar" <dnyaneshwar.bhadane@intel.com> writes:

>> -----Original Message-----
>> From: Intel-xe <intel-xe-bounces@lists.freedesktop.org> On Behalf Of Gustavo
>> Sousa
>> Sent: Thursday, May 21, 2026 11:34 PM
>> To: intel-xe@lists.freedesktop.org
>> Cc: Sousa, Gustavo <gustavo.sousa@intel.com>
>> Subject: [PATCH] drm/xe/nvls: Update PCI IDs
>> 
>> Bspec has been updated with respect to NVL-S PCI IDs. Update
>> INTEL_NVLS_IDS() accordingly.
>> 
>> Bspec: 74201
>> Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
>> ---
>>  include/drm/intel/pciids.h | 5 +++--
>>  1 file changed, 3 insertions(+), 2 deletions(-)
>> 
>> diff --git a/include/drm/intel/pciids.h b/include/drm/intel/pciids.h index
>> e32ef763427c..dff389b56eb3 100644
>> --- a/include/drm/intel/pciids.h
>> +++ b/include/drm/intel/pciids.h
>> @@ -893,8 +893,9 @@
>>  	MACRO__(0xD741, ## __VA_ARGS__), \
>>  	MACRO__(0xD742, ## __VA_ARGS__), \
>>  	MACRO__(0xD743, ## __VA_ARGS__), \
>> -	MACRO__(0xD744, ## __VA_ARGS__), \
>> -	MACRO__(0xD745, ## __VA_ARGS__)
>> +	MACRO__(0xD745, ## __VA_ARGS__), \
>> +	MACRO__(0xD74A, ## __VA_ARGS__), \
>> +	MACRO__(0xD74B, ## __VA_ARGS__)
>> 
> LGTM,
> Reviewed-by: Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>

Pushed to drm-xe-next. Thanks for the review!

--
Gustavo Sousa

> Dnyaneshwar, 
>
>>  /* CRI */
>>  #define INTEL_CRI_IDS(MACRO__, ...) \
>> 
>> ---
>> base-commit: 977b8c213db701a9ec0987be82f00f7d5bc0a330
>> change-id: 20260521-nvl-s-update-pci-ids-b1975fd7aed8
>> 
>> Best regards,
>> --
>> Gustavo Sousa <gustavo.sousa@intel.com>

  reply	other threads:[~2026-06-09 17:02 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-21 18:03 [PATCH] drm/xe/nvls: Update PCI IDs Gustavo Sousa
2026-05-21 18:38 ` ✓ CI.KUnit: success for " Patchwork
2026-05-21 19:31 ` ✓ Xe.CI.BAT: " Patchwork
2026-05-21 22:18 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-05-22  5:38 ` [PATCH] " Bhadane, Dnyaneshwar
2026-06-09 17:02   ` Gustavo Sousa [this message]
2026-05-29 11:55 ` ✓ CI.KUnit: success for drm/xe/nvls: Update PCI IDs (rev2) Patchwork
2026-05-29 12:40 ` ✓ Xe.CI.BAT: " Patchwork
2026-05-29 15:41 ` ✓ Xe.CI.FULL: " Patchwork
2026-06-05 21:00 ` ✓ CI.KUnit: success for drm/xe/nvls: Update PCI IDs (rev3) Patchwork
2026-06-05 21:42 ` ✓ Xe.CI.BAT: " Patchwork
2026-06-06 10:58 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-06-09 16:47   ` Gustavo Sousa

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87ik7rprzn.fsf@intel.com \
    --to=gustavo.sousa@intel.com \
    --cc=dnyaneshwar.bhadane@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox