intel-xe.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
* [PATCH 0/2] drm/xe/display: Program double buffered LUT registers
@ 2025-02-25 18:09 Chaitanya Kumar Borah
  2025-02-25 18:09 ` [PATCH 1/2] drm/i915/display: Add MMIO path for double-buffered " Chaitanya Kumar Borah
                   ` (9 more replies)
  0 siblings, 10 replies; 20+ messages in thread
From: Chaitanya Kumar Borah @ 2025-02-25 18:09 UTC (permalink / raw)
  To: intel-xe, intel-gfx; +Cc: ville.syrjala, uma.shankar, chaitanya.kumar.borah

From PTL, LUT registers are made double buffered. This helps us
to program them in the active region without any concern of tearing.
This particulary helps in case of displays with high refresh rates
where vblank periods are shorter.

This series
	- adds MMIO programming of LUT registers in active region
	- removes wait for vblank in invocation of DSB1 to
	  program LUT registers in DSB programming path.

This is a follow-up to the RFC series [1]

[1] https://patchwork.freedesktop.org/series/142437/

Chaitanya Kumar Borah (2):
  drm/i915/display: Add MMIO path for double-buffered LUT registers
  drm/i915/display: Don't wait for vblank for LUT DSB programming

 drivers/gpu/drm/i915/display/intel_color.c          |  4 ++++
 drivers/gpu/drm/i915/display/intel_crtc.c           |  4 +++-
 drivers/gpu/drm/i915/display/intel_display.c        | 10 ++++++++--
 drivers/gpu/drm/i915/display/intel_display_device.h |  1 +
 4 files changed, 16 insertions(+), 3 deletions(-)

-- 
2.25.1


^ permalink raw reply	[flat|nested] 20+ messages in thread

end of thread, other threads:[~2025-04-02 15:40 UTC | newest]

Thread overview: 20+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-02-25 18:09 [PATCH 0/2] drm/xe/display: Program double buffered LUT registers Chaitanya Kumar Borah
2025-02-25 18:09 ` [PATCH 1/2] drm/i915/display: Add MMIO path for double-buffered " Chaitanya Kumar Borah
2025-02-28 15:14   ` Ville Syrjälä
2025-03-04 14:43     ` Borah, Chaitanya Kumar
2025-03-04 15:49       ` Ville Syrjälä
2025-04-02 15:39         ` Borah, Chaitanya Kumar
2025-02-25 18:09 ` [PATCH 2/2] drm/i915/display: Don't wait for vblank for LUT DSB programming Chaitanya Kumar Borah
2025-02-27 12:40   ` Jani Nikula
2025-03-04 14:07     ` Borah, Chaitanya Kumar
2025-02-28 16:31   ` Ville Syrjälä
2025-03-04 14:31     ` Borah, Chaitanya Kumar
2025-03-19 12:18       ` Borah, Chaitanya Kumar
2025-02-27 16:15 ` ✓ CI.Patch_applied: success for drm/xe/display: Program double buffered LUT registers (rev4) Patchwork
2025-02-27 16:16 ` ✓ CI.checkpatch: " Patchwork
2025-02-27 16:17 ` ✓ CI.KUnit: " Patchwork
2025-02-27 16:34 ` ✓ CI.Build: " Patchwork
2025-02-27 16:36 ` ✓ CI.Hooks: " Patchwork
2025-02-27 16:37 ` ✗ CI.checksparse: warning " Patchwork
2025-02-27 16:56 ` ✓ Xe.CI.BAT: success " Patchwork
2025-02-27 20:36 ` ✗ Xe.CI.Full: failure " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).