Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Jani Nikula <jani.nikula@linux.intel.com>
To: Clint Taylor <clinton.a.taylor@intel.com>,
	intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Subject: Re: [PATCH v6 0/9] drm/i915/xe3lpd: ptl display patches
Date: Tue, 29 Oct 2024 11:10:53 +0200	[thread overview]
Message-ID: <87plnjnujm.fsf@intel.com> (raw)
In-Reply-To: <20241028193015.3241858-1-clinton.a.taylor@intel.com>

On Mon, 28 Oct 2024, Clint Taylor <clinton.a.taylor@intel.com> wrote:
> This series has all review comments addressed and review-by's. Basic
> enabling is now complete to start testing.

Acked-by: Jani Nikula <jani.nikula@intel.com>

>
> Clint Taylor (1):
>   drm/i915/cx0: Remove bus reset after every c10 transaction
>
> Dnyaneshwar Bhadane (3):
>   drm/i915/ptl: Define IS_PANTHERLAKE macro
>   drm/i915/cx0: Extend C10 check to PTL
>   drm/i915/xe3lpd: Move async flip bit to PLANE_SURF register
>
> Haridhar Kalvala (1):
>   drm/xe/ptl: Enable PTL display
>
> Heikkila, Juha-pekka (1):
>   drm/i915/display/xe3: disable x-tiled framebuffers
>
> Matt Roper (1):
>   drm/i915/xe3lpd: Update pmdemand programming
>
> Ravi Kumar Vodapalli (1):
>   drm/i915/xe3: Underrun recovery does not exist post Xe2
>
> Suraj Kandpal (1):
>   drm/i915/xe3lpd: Add check to see if edp over type c is allowed
>
>  drivers/gpu/drm/i915/display/intel_cx0_phy.c  | 12 +++-
>  .../gpu/drm/i915/display/intel_cx0_phy_regs.h |  3 +
>  drivers/gpu/drm/i915/display/intel_display.c  |  2 +-
>  .../drm/i915/display/intel_display_device.c   |  5 ++
>  .../drm/i915/display/intel_display_device.h   |  1 +
>  drivers/gpu/drm/i915/display/intel_dp.c       |  7 +-
>  drivers/gpu/drm/i915/display/intel_fb.c       |  2 +-
>  drivers/gpu/drm/i915/display/intel_pmdemand.c | 69 +++++++++++++------
>  drivers/gpu/drm/i915/display/intel_pmdemand.h |  4 +-
>  .../drm/i915/display/skl_universal_plane.c    | 13 ++--
>  .../i915/display/skl_universal_plane_regs.h   |  1 +
>  drivers/gpu/drm/i915/i915_drv.h               |  1 +
>  drivers/gpu/drm/i915/i915_reg.h               |  1 +
>  .../gpu/drm/xe/compat-i915-headers/i915_drv.h |  1 +
>  drivers/gpu/drm/xe/xe_pci.c                   |  2 +-
>  15 files changed, 89 insertions(+), 35 deletions(-)

-- 
Jani Nikula, Intel

      parent reply	other threads:[~2024-10-29  9:10 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-10-28 19:30 [PATCH v6 0/9] drm/i915/xe3lpd: ptl display patches Clint Taylor
2024-10-28 19:30 ` [PATCH v6 1/9] drm/i915/xe3lpd: Update pmdemand programming Clint Taylor
2024-10-28 19:30 ` [PATCH v6 2/9] drm/i915/xe3lpd: Add check to see if edp over type c is allowed Clint Taylor
2024-10-28 19:30 ` [PATCH v6 3/9] drm/i915/ptl: Define IS_PANTHERLAKE macro Clint Taylor
2024-10-28 19:30 ` [PATCH v6 4/9] drm/i915/cx0: Extend C10 check to PTL Clint Taylor
2024-10-28 19:30 ` [PATCH v6 5/9] drm/i915/cx0: Remove bus reset after every c10 transaction Clint Taylor
2024-10-28 19:30 ` [PATCH v6 6/9] drm/i915/xe3lpd: Move async flip bit to PLANE_SURF register Clint Taylor
2024-10-28 19:30 ` [PATCH v6 7/9] drm/i915/xe3: Underrun recovery does not exist post Xe2 Clint Taylor
2024-10-28 19:30 ` [PATCH v6 8/9] drm/i915/display/xe3: disable x-tiled framebuffers Clint Taylor
2024-10-28 19:30 ` [PATCH v6 9/9] drm/xe/ptl: Enable PTL display Clint Taylor
2024-10-28 21:02 ` ✓ CI.Patch_applied: success for drm/i915/xe3lpd: ptl display patches (rev6) Patchwork
2024-10-28 21:02 ` ✗ CI.checkpatch: warning " Patchwork
2024-10-28 21:03 ` ✓ CI.KUnit: success " Patchwork
2024-10-28 21:15 ` ✓ CI.Build: " Patchwork
2024-10-28 21:17 ` ✓ CI.Hooks: " Patchwork
2024-10-28 21:19 ` ✗ CI.checksparse: warning " Patchwork
2024-10-28 21:39 ` ✓ CI.BAT: success " Patchwork
2024-10-28 22:36 ` ✗ CI.FULL: failure " Patchwork
2024-10-29 14:42   ` Matt Roper
2024-10-29  9:10 ` Jani Nikula [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87plnjnujm.fsf@intel.com \
    --to=jani.nikula@linux.intel.com \
    --cc=clinton.a.taylor@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox