Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Summers, Stuart" <stuart.summers@intel.com>
To: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
	"Vishwanathapura,
	Niranjana" <niranjana.vishwanathapura@intel.com>
Subject: Re: [PATCH 1/4] drm/xe: Minor cleanup in LRC handling
Date: Mon, 6 May 2024 17:31:04 +0000	[thread overview]
Message-ID: <9935ddbc402434f6aa1b417765f255e52ba5febc.camel@intel.com> (raw)
In-Reply-To: <20240504233503.16095-2-niranjana.vishwanathapura@intel.com>

On Sat, 2024-05-04 at 16:34 -0700, Niranjana Vishwanathapura wrote:
> Properly define register fields and remove redundant
> lower_32_bits().
> 
> Signed-off-by: Niranjana Vishwanathapura
> <niranjana.vishwanathapura@intel.com>

Reviewed-by: Stuart Summers <stuart.summers@intel.com>

> ---
>  drivers/gpu/drm/xe/regs/xe_engine_regs.h | 4 ++--
>  drivers/gpu/drm/xe/xe_lrc.c              | 2 +-
>  2 files changed, 3 insertions(+), 3 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/regs/xe_engine_regs.h
> b/drivers/gpu/drm/xe/regs/xe_engine_regs.h
> index 97d2aed63e01..7e1b0fd68275 100644
> --- a/drivers/gpu/drm/xe/regs/xe_engine_regs.h
> +++ b/drivers/gpu/drm/xe/regs/xe_engine_regs.h
> @@ -44,9 +44,10 @@
>  #define GSCCS_RING_BASE                                0x11a000
>  
>  #define RING_TAIL(base)                                XE_REG((base)
> + 0x30)
> +#define   TAIL_ADDR                            REG_GENMASK(20, 3)
>  
>  #define RING_HEAD(base)                                XE_REG((base)
> + 0x34)
> -#define   HEAD_ADDR                            0x001FFFFC
> +#define   HEAD_ADDR                            REG_GENMASK(20, 2)
>  
>  #define RING_START(base)                       XE_REG((base) + 0x38)
>  
> @@ -136,7 +137,6 @@
>  #define   RING_VALID_MASK                      0x00000001
>  #define   RING_VALID                           0x00000001
>  #define   STOP_RING                            REG_BIT(8)
> -#define   TAIL_ADDR                            0x001FFFF8
>  
>  #define RING_CTX_TIMESTAMP(base)               XE_REG((base) +
> 0x3a8)
>  #define CSBE_DEBUG_STATUS(base)                        XE_REG((base)
> + 0x3fc)
> diff --git a/drivers/gpu/drm/xe/xe_lrc.c
> b/drivers/gpu/drm/xe/xe_lrc.c
> index 2066d34ddf0b..f759f4c10914 100644
> --- a/drivers/gpu/drm/xe/xe_lrc.c
> +++ b/drivers/gpu/drm/xe/xe_lrc.c
> @@ -1354,7 +1354,7 @@ struct xe_lrc_snapshot
> *xe_lrc_snapshot_capture(struct xe_lrc *lrc)
>         if (!snapshot)
>                 return NULL;
>  
> -       snapshot->context_desc =
> lower_32_bits(xe_lrc_ggtt_addr(lrc));
> +       snapshot->context_desc = xe_lrc_ggtt_addr(lrc);
>         snapshot->head = xe_lrc_ring_head(lrc);
>         snapshot->tail.internal = lrc->ring.tail;
>         snapshot->tail.memory = xe_lrc_read_ctx_reg(lrc,
> CTX_RING_TAIL);


  parent reply	other threads:[~2024-05-06 17:31 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-05-04 23:34 [PATCH 0/4] drm/xe: Add Indirect Ring State support Niranjana Vishwanathapura
2024-05-04 23:34 ` [PATCH 1/4] drm/xe: Minor cleanup in LRC handling Niranjana Vishwanathapura
2024-05-06  4:30   ` Ghimiray, Himal Prasad
2024-05-06 17:31   ` Summers, Stuart [this message]
2024-05-04 23:34 ` [PATCH 2/4] drm/xe: Add Indirect Ring State support Niranjana Vishwanathapura
2024-05-06  5:00   ` Ghimiray, Himal Prasad
2024-05-06 16:46     ` Niranjana Vishwanathapura
2024-05-04 23:35 ` [PATCH 3/4] drm/xe: Dump Indirect Ring State registers Niranjana Vishwanathapura
2024-05-06  5:02   ` Ghimiray, Himal Prasad
2024-05-06 16:55     ` Niranjana Vishwanathapura
2024-05-06 18:10   ` Summers, Stuart
2024-05-04 23:35 ` [PATCH 4/4] drm/xe/xe2: Enable Indirect Ring State support for Xe2 Niranjana Vishwanathapura
2024-05-06  5:06   ` Ghimiray, Himal Prasad
2024-05-06 18:10   ` Summers, Stuart
2024-05-04 23:40 ` ✓ CI.Patch_applied: success for drm/xe: Add Indirect Ring State support Patchwork
2024-05-04 23:40 ` ✓ CI.checkpatch: " Patchwork
2024-05-04 23:41 ` ✓ CI.KUnit: " Patchwork
2024-05-04 23:53 ` ✓ CI.Build: " Patchwork
2024-05-04 23:55 ` ✗ CI.Hooks: failure " Patchwork
2024-05-04 23:57 ` ✓ CI.checksparse: success " Patchwork
2024-05-05  0:30 ` ✓ CI.BAT: " Patchwork
2024-05-06  7:23 ` ✓ CI.FULL: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=9935ddbc402434f6aa1b417765f255e52ba5febc.camel@intel.com \
    --to=stuart.summers@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=niranjana.vishwanathapura@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox