messages from 2025-01-01 20:55:47 to 2025-01-04 20:05:20 UTC [more...]
[drm-xe:drm-xe-next] BUILD SUCCESS 6acea03f98f5d0028cae1d9d4c60914bfdfb6d27
2025-01-04 20:04 UTC
[PATCH v4 0/2] drm/i915/cmtg: Disable the CMTG
2025-01-04 18:49 UTC (10+ messages)
` [PATCH v4 1/2] "
` [PATCH v4 2/2] squash! "
` ✓ CI.Patch_applied: success for drm/i915/cmtg: Disable the CMTG (rev4)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
[drm-xe:topic/xe-for-CI] BUILD SUCCESS cb9432e080034e6d10612df6905b64ee8124e981
2025-01-04 13:10 UTC
6.13-rc1 graphics fail
2025-01-04 11:06 UTC (5+ messages)
` [REGRESSION] "
[PATCH] drm/xe/client: Better correlate exec_queue and GT timestamps
2025-01-04 7:19 UTC (6+ messages)
[PATCH 0/2] TLB invalidation on wedge fix
2025-01-04 5:54 UTC (14+ messages)
` [PATCH 1/2] drm/xe: Fix tlb invalidation when wedging
` [PATCH 2/2] drm/xe: Remove "graphics tile" from kernel doc
` ✓ CI.Patch_applied: success for TLB invalidation on wedge fix
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH 0/3] drm/i915/dmc_wl: Track pipe interrupt registers
2025-01-04 2:30 UTC (12+ messages)
` [PATCH 1/3] drm/i915/display: Use display MMIO functions in intel_display_irq.c
` [PATCH 2/3] drm/i915/display: Wrap IRQ-specific uncore functions
` [PATCH 3/3] drm/i915/dmc_wl: Track pipe interrupt registers
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH v3 00/16] drm/i915/dp: 128b/132b uncompressed SST
2025-01-03 23:32 UTC (28+ messages)
` [PATCH v3 01/16] drm/mst: remove mgr parameter and debug logging from drm_dp_get_vc_payload_bw()
` [PATCH v3 02/16] drm/i915/mst: drop connector parameter from intel_dp_mst_bw_overhead()
` [PATCH v3 03/16] drm/i915/mst: drop connector parameter from intel_dp_mst_compute_m_n()
` [PATCH v3 04/16] drm/i915/mst: change return value of mst_stream_find_vcpi_slots_for_bpp()
` [PATCH v3 05/16] drm/i915/mst: remove crtc_state->pbn
` [PATCH v3 06/16] drm/i915/mst: split out a helper for figuring out the TU
` [PATCH v3 07/16] drm/i915/mst: adapt intel_dp_mtp_tu_compute_config() for 128b/132b SST
` [PATCH v3 08/16] drm/i915/ddi: enable 128b/132b TRANS_DDI_FUNC_CTL mode for UHBR SST
` [PATCH v3 09/16] drm/i915/ddi: 128b/132b SST also needs DP_TP_CTL_MODE_MST
` [PATCH v3 10/16] drm/i915/ddi: write payload for 128b/132b SST
` [PATCH v3 11/16] drm/i915/ddi: initialize 128b/132b SST DP2 VFREQ registers
` [PATCH v3 12/16] drm/i915/ddi: enable ACT handling for 128b/132b SST
` [PATCH v3 13/16] drm/i915/ddi: start distinguishing 128b/132b SST and MST at state readout
` [PATCH v3 14/16] drm/i915/ddi: handle 128b/132b SST in intel_ddi_read_func_ctl()
` [PATCH v3 15/16] drm/i915/ddi: disable trancoder port select for 128b/132b SST
` [PATCH v3 16/16] drm/i915/dp: compute config for 128b/132b SST w/o DSC
` ✓ CI.Patch_applied: success for drm/i915/dp: 128b/132b uncompressed SST (rev4)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH v3 0/4] drm/dp: Rework LTTPR transparent mode handling and add support to msm driver
2025-01-03 22:18 UTC (16+ messages)
` [PATCH v3 1/4] drm/dp: Add helper to set LTTPRs in transparent mode
` [PATCH v3 2/4] drm/nouveau/dp: Use the generic helper to control LTTPR "
` [PATCH v3 3/4] drm/i915/dp: "
` [PATCH v3 4/4] drm/msm/dp: Add support for LTTPR handling
` ✓ CI.Patch_applied: success for drm/dp: Rework LTTPR transparent mode handling and add support to msm driver (rev3)
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH] Revert "drm/i915/hdcp: Don't enable HDCP1.4 directly from check_link"
2025-01-03 13:30 UTC (10+ messages)
` ✓ CI.Patch_applied: success for Revert "drm/i915/hdcp: Don't enable HDCP1.4 directly from check_link" (rev2)
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH] drm/xe/display: Re-use display vmas when possible
2025-01-03 13:09 UTC (3+ messages)
` ✗ Xe.CI.Full: failure for drm/xe/display: Re-use display vmas when possible (rev3)
[PATCH v3] drm/i915/cmtg: Disable the CMTG
2025-01-03 11:57 UTC (8+ messages)
[PATCH v2 00/16] drm/i915/dp: 128b/132b uncompressed SST
2025-01-03 11:35 UTC (36+ messages)
` [PATCH v2 06/16] drm/i915/mst: split out a helper for figuring out the TU
` [PATCH v2 07/16] drm/i915/mst: adapt intel_dp_mtp_tu_compute_config() for 128b/132b SST
` [PATCH v2 10/16] drm/i915/ddi: write payload "
` [PATCH v2 11/16] drm/i915/ddi: initialize 128b/132b SST DP2 VFREQ registers
` [PATCH v2 12/16] drm/i915/ddi: enable ACT handling for 128b/132b SST
` [PATCH v2 13/16] drm/i915/ddi: start distinguishing 128b/132b SST and MST at state readout
` [PATCH v2 14/16] drm/i915/ddi: handle 128b/132b SST in intel_ddi_read_func_ctl()
` [PATCH v2 15/16] drm/i915/ddi: disable trancoder port select for 128b/132b SST
` [PATCH v2 16/16] drm/i915/dp: compute config for 128b/132b SST w/o DSC
` ✓ CI.Patch_applied: success for drm/i915/dp: 128b/132b uncompressed SST (rev3)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH 0/2] Clean and Optimise mtl_ddi_prepare_link_retrain
2025-01-03 10:08 UTC (13+ messages)
` [PATCH 1/2] drm/i915/dp: Use intel_display instead of drm_i915_private
` [PATCH 2/2] drm/i915/ddi: Optimize mtl_port_buf_ctl_program
` ✓ CI.Patch_applied: success for Clean and Optimise mtl_ddi_prepare_link_retrain
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✗ Xe.CI.BAT: failure "
` ✗ Xe.CI.Full: "
[PATCH] drm/i915/dp: Return early if dsc is required but not supported
2025-01-03 10:03 UTC (11+ messages)
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH v6] drm/i915/dp: Guarantee a minimum HBlank time
2025-01-03 10:01 UTC (9+ messages)
` ✓ CI.Patch_applied: success for drm/i915/dp: Guarantee a minimum HBlank time (rev6)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✗ Xe.CI.BAT: failure "
` ✗ Xe.CI.Full: "
[PATCH v5] drm/i915/dp: Guarantee a minimum HBlank time
2025-01-03 10:00 UTC (3+ messages)
[PATCH] Revert "drm/i915/hdcp: Don't enable HDCP1.4 directly from check_link"
2025-01-03 8:34 UTC (2+ messages)
[PATCH v11 0/4] drm/xe/pmu: PMU interface for Xe
2025-01-03 8:00 UTC (3+ messages)
` [PATCH v11 1/4] drm/xe/pmu: Enable PMU interface
[drm-xe:drm-xe-fixes] BUILD SUCCESS f0ed39830e6064d62f9c5393505677a26569bb56
2025-01-03 6:55 UTC
[PATCHv4] drm/i915/dp: Guarantee a minimum HBlank time
2025-01-03 5:27 UTC (4+ messages)
[drm-xe:drm-xe-next] BUILD SUCCESS 88fca61ba5e2ecd0552b9dea2500a16da12d0106
2025-01-03 4:15 UTC
[PULL] drm-xe-fixes
2025-01-02 19:55 UTC (2+ messages)
[PULL] drm-xe-fixes
2025-01-02 19:53 UTC
6.12.7 stable new error: event xe_bo_move has unsafe dereference of argument 4
2025-01-02 1:49 UTC (10+ messages)
` [REGRESSION][BISECTED] "
WARN: event xe_bo_move has unsafe dereference of argument 4
2024-12-22 12:05 UTC
[PATCH v2 0/4] drm/dp: Rework LTTPR transparent mode handling and add support to msm driver
2024-12-26 13:07 UTC (9+ messages)
` [PATCH v2 1/4] drm/dp: Add helper to set LTTPRs in transparent mode
` [PATCH v2 4/4] drm/msm/dp: Add support for LTTPR handling
[PATCH v2 01/16] drm/mst: remove mgr parameter and debug logging from drm_dp_get_vc_payload_bw()
2025-01-02 11:50 UTC (3+ messages)
` [PATCH] "
[PATCH v2 0/9] PSR DSB support
2025-01-02 11:07 UTC (18+ messages)
` [PATCH v2 1/9] drm/i915/psr: Use PSR2_MAN_TRK_CTL CFF bit only to send full update
` [PATCH v2 2/9] drm/i915/psr: Rename psr_force_hw_tracking_exit as intel_psr_force_update
` [PATCH v2 3/9] drm/i915/psr: Split setting sff and cff bits away from intel_psr_force_update
` [PATCH v2 4/9] drm/i915/psr: Add register definitions for SFF_CTL and CFF_CTL registers
` [PATCH v2 5/9] drm/i915/psr: Use SFF_CTL on invalidate/flush for LunarLake onwards
` [PATCH v2 6/9] drm/i915/psr: Allow writing PSR2_MAN_TRK_CTL using DSB
` [PATCH v2 7/9] drm/i915/psr: Changes for PSR2_MAN_TRK_CTL handling when DSB is in use
` [PATCH v2 8/9] drm/i915/psr: Remove DSB_SKIP_WAITS_EN chicken bit
` [PATCH v2 9/9] drm/i915/psr: Allow DSB usage when PSR is enabled
` ✓ CI.Patch_applied: success for PSR DSB support (rev2)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PULL] drm-misc-fixes
2025-01-02 8:47 UTC
[PATCH V6] drm/xe/mmap: Add mmap support for PCI memory barrier
2025-01-02 5:12 UTC (3+ messages)
[PATCH] drm/xe/display: Re-use display vmas when possible
2025-01-02 4:45 UTC (2+ messages)
[PATCH] drm/xe/guc: Fix GuC log/ct output via debugfs
2025-01-01 23:38 UTC (2+ messages)
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox