Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2025-05-19 22:26:01 to 2025-05-20 20:10:53 UTC [more...]

[PATCH] drm/xe/ptl: Update the PTL pci id table
 2025-05-20 20:10 UTC  (5+ messages)
` ✓ CI.Patch_applied: success for drm/xe/ptl: Update the PTL pci id table (rev2)
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "

[PATCH] drm/xe/bo: add GPU memory trace points
 2025-05-20 19:31 UTC  (8+ messages)
` ✓ CI.Patch_applied: success for "
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✗ CI.Hooks: failure "
` ✓ CI.checksparse: success "
` ✓ Xe.CI.BAT: "

[PATCH] drm/i915/dp: Fix the enabling/disabling of audio SDP splitting
 2025-05-20 19:26 UTC  (11+ messages)
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✗ Xe.CI.BAT: failure "
` ✗ Xe.CI.Full: "

[PATCH v2 00/12] Panel Replay + Adaptive sync
 2025-05-20 18:38 UTC  (20+ messages)
` [PATCH v2 01/12] drm/panelreplay: Panel Replay capability DPCD register definitions
` [PATCH v2 02/12] drm/dp: Add Panel Replay capability bits from DP2.1 specification
` [PATCH v2 03/12] drm/i915/psr: Read all Panel Replay capability registers from DPCD
` [PATCH v2 04/12] drm/i915/alpm: Add PR_ALPM_CTL register definitions
` [PATCH v2 05/12] drm/i915/alpm: Write PR_ALPM_CTL register
` [PATCH v2 06/12] drm/i915/psr: Add interface to check if AUXLess ALPM is needed by PSR
` [PATCH v2 07/12] drm/i915/alpm: Add new interface to check if AUXLess ALPM is used
` [PATCH v2 08/12] drm/i915/alpm: Move port alpm configuration
` [PATCH v2 09/12] drm/i915/display: Add PHY_CMN1_CONTROL register definitions
` [PATCH v2 10/12] drm/i915/display: Add function to configure LFPS sending
` [PATCH v2 11/12] drm/i915/psr: Fix using wrong mask in REG_FIELD_PREP
` [PATCH v2 12/12] drm/i915/psr: Do not disable Panel Replay in case VRR is enabled
` ✓ CI.Patch_applied: success for Panel Replay + Adaptive sync (rev2)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "

[PATCH 0/7] drm/i915 & drm/xe: prep work towards opaque struct intel_display
 2025-05-20 18:10 UTC  (4+ messages)
` [PATCH 1/7] drm/i915/display: Add check for alloc_ordered_workqueue() and alloc_workqueue()

[PATCH v5 0/3] drm: Create a tas info option for wedge events
 2025-05-20 17:48 UTC  (11+ messages)
` [PATCH v5 1/3] drm: Create a task "
` [PATCH v5 2/3] drm/doc: Add a section about "Task information" for the wedge API
` [PATCH v5 3/3] drm/amdgpu: Make use of drm_wedge_task_info
` ✓ CI.Patch_applied: success for drm: Create a tas info option for wedge events
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "

[PATCH v10 00/10] mtd: add driver for Intel discrete graphics
 2025-05-20 17:31 UTC  (3+ messages)
` [PATCH v10 03/10] mtd: intel-dg: implement access functions

[PATCH] drm/xe: Add configfs to load with fewer engines
 2025-05-20 17:06 UTC  (4+ messages)
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✗ CI.KUnit: failure "

[PATCH 00/11] Panel Replay + Adaptive sync
 2025-05-20 17:01 UTC  (31+ messages)
` [PATCH 01/11] drm/dp: Add Panel Replay capability bits from DP2.1 specification
` [PATCH 02/11] drm/i915/psr: Read both Panel Replay capability registers from DPCD
` [PATCH 03/11] drm/i915/alpm: Add PR_ALPM_CTL register definitions
` [PATCH 04/11] drm/i915/alpm: Write PR_ALPM_CTL register
` [PATCH 05/11] drm/i915/psr: Add interface to check if AUXLess ALPM is needed by PSR
` [PATCH 06/11] drm/i915/alpm: Add new interface to check if AUXLess ALPM is used
` [PATCH 07/11] drm/i915/alpm: Move port alpm configuration
` [PATCH 08/11] drm/i915/display: Add PHY_CMN1_CONTROL register definitions
` [PATCH 09/11] drm/i915/display: Add function to configure LFPS sending
` [PATCH 10/11] drm/i915/psr: Fix using wrong mask in REG_FIELD_PREP
` [PATCH 11/11] drm/i915/psr: Do not disable Panel Replay in case VRR is enabled

[RFC v3 0/3] CCS save restore for IGPU
 2025-05-20 17:00 UTC  (11+ messages)
` [RFC v3 1/3] drm/xe/vf: Create contexts for CCS read write
` [RFC v3 2/3] drm/xe/vf: Attach and detach CCS copy commands with BO
` [RFC v3 3/3] drm/xe/vf: Register CCS read/write contexts with Guc
` ✓ CI.Patch_applied: success for CCS save restore for IGPU (rev3)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✗ CI.Hooks: failure "
` ✓ CI.checksparse: success "
` ✗ Xe.CI.BAT: failure "

[v7 00/11] drm/xe/display: Program double buffered LUT registers
 2025-05-20 16:55 UTC  (20+ messages)
` [v7 01/11] drm/i915/dsb: Extract intel_dsb_ins_align()
` [v7 02/11] drm/i915/dsb: Extract assert_dsb_tail_is_aligned()
` [v7 03/11] drm/i915/dsb: Extract intel_dsb_{head,tail}()
` [v7 04/11] drm/i915/dsb: Implement intel_dsb_gosub()
` [v7 05/11] drm/i915/dsb: add intel_dsb_gosub_finish()
` [v7 06/11] drm/i915/dsb: Add support for GOSUB interrupt
` [v7 07/11] drm/i915: s/dsb_color_vblank/dsb_color
` [v7 08/11] drm/i915/display: use GOSUB to program double buffered LUT registers
` [v7 09/11] drm/i915: Program DB LUT registers before vblank
` [v7 10/11] drm/i915/color: Do not pre-load LUTs with DB registers
` [v7 11/11] drm/i915: Disable updating of LUT values during vblank
` ✓ CI.Patch_applied: success for drm/xe/display: Program double buffered LUT registers (rev8)
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "

[PATCH] drm/xe/mocs: Initialize MOCS index early
 2025-05-20 15:53 UTC  (8+ messages)
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "

[drm-xe:drm-xe-next] BUILD SUCCESS a7f87deac2295d11865048bcb9c2de369b52ed93
 2025-05-20 15:39 UTC 

[PATCH v5 0/3] Support active context utilization
 2025-05-20 14:57 UTC  (4+ messages)
` [PATCH v5 3/3] drm/xe: Add WA BB to capture "

[PATCH 0/3] drm/xe: Small fixes and cleanups for PXP
 2025-05-20 14:02 UTC  (13+ messages)
` [PATCH 1/3] drm/xe/pxp: Use the correct define in the set_property_funcs array
` [PATCH 2/3] drm/xe/pxp: Clarify PXP queue creation behavior if PXP is not ready
` [PATCH 3/3] drm/xe/pxp: Decouple queue addition from PXP start
` ✓ CI.Patch_applied: success for drm/xe: Small fixes and cleanups for PXP
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "

[PATCH 00/10] drm/xe/ggtt: Stop relying on GGTT internals
 2025-05-20 13:28 UTC  (9+ messages)
` [PATCH 06/10] drm/xe/display: Dont poke into GGTT internals to fill a DPT
` [PATCH 07/10] drm/xe/display: Convert GGTT mapping to use pte_encode_flags
` [PATCH 08/10] drm/xe: Remove pte_encode_bo callback
` [PATCH 09/10] drm/xe: Implement a helper for reading out a GGTT PTE at a specified offset

[PATCH v3 0/7] drm/xe/vf: Post-migration recovery of queues and jobs
 2025-05-20 12:47 UTC  (16+ messages)
` [PATCH v3 1/7] drm/xe/sa: Avoid caching GGTT address within the manager
` [PATCH v3 2/7] drm/xe/vf: Finish RESFIX by reset if CTB not enabled
` [PATCH v3 3/7] drm/xe/vf: Pause submissions during RESFIX fixups
` [PATCH v3 4/7] drm/xe: Block reset while recovering from VF migration
` [PATCH v3 5/7] drm/xe/vf: Rebase HWSP of all contexts after migration
` [PATCH v3 6/7] drm/xe/vf: Rebase MEMIRQ structures for "
` [PATCH v3 7/7] drm/xe/vf: Post migration, repopulate ring area for pending request
` ✓ CI.Patch_applied: success for drm/xe/vf: Post-migration recovery of queues and jobs (rev3)
` ✗ CI.checkpatch: warning "
` ✓ CI.KUnit: success "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "

[PATCH] drm/i915/dp: Allow HBR3 without TPS4 support for eDP panels
 2025-05-20 12:25 UTC  (9+ messages)
` ✓ CI.Patch_applied: success for "
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✓ Xe.CI.BAT: "

[PATCH v4] drm/xe/vf: Fail migration recovery if fixups needed but platform not supported
 2025-05-20 11:34 UTC  (9+ messages)
` ✓ CI.Patch_applied: success for drm/xe/vf: Fail migration recovery if fixups needed but platform not supported (rev5)
` ✓ CI.checkpatch: "
` ✓ CI.KUnit: "
` ✓ CI.Build: "
` ✓ CI.Hooks: "
` ✓ CI.checksparse: "
` ✗ Xe.CI.BAT: failure "
` ✗ Xe.CI.Full: "

[PATCH 03/10] drm/i915/display: Add strength and winsize register
 2025-05-20 10:23 UTC  (2+ messages)

[PATCH v2 00/32] PREFETCH and MADVISE for SVM ranges
 2025-05-20 10:22 UTC  (24+ messages)
` [PATCH v2 17/32] drm/xe/uapi: Add madvise interface
` [PATCH v2 18/32] drm/xe/vm: Add attributes struct as member of vma
` [PATCH v2 20/32] drm/xe/vma: Modify new_vma to accept struct xe_vma_mem_attr as parameter
` [PATCH v2 22/32] drm/xe/svm: Split system allocator vma incase of madvise call
` [PATCH v2 23/32] drm/xe: Implement madvise ioctl for xe
` [PATCH v2 24/32] drm/xe: Allow CPU address mirror VMA unbind with gpu bindings for madvise
` [PATCH v2 25/32] drm/xe/svm : Add svm ranges migration policy on atomic access

[PATCH] drm/xe: Allow to trigger GT resets using debugfs writes
 2025-05-20  9:12 UTC  (4+ messages)
` ✗ Xe.CI.Full: failure for "

[PATCH v4 0/3] drm: Create an app info option for wedge events
 2025-05-20  8:59 UTC  (7+ messages)
` [PATCH v4 1/3] "
` ✓ CI.Hooks: success for drm: Create an app info option for wedge events (rev5)
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "

[PATCH] drm/i915/dp_mst: Work around Thunderbolt sink disconnect after SINK_COUNT_ESI read
 2025-05-20  8:22 UTC  (2+ messages)
  ` ✓ i915.CI.Full: success for drm/i915/dp_mst: Work around Thunderbolt sink disconnect after SINK_COUNT_ESI read (rev2)

[PATCH v2] drm/i915/vrr: Program EMP_AS_SDP_TL for DP AS SDP
 2025-05-20  8:11 UTC  (3+ messages)

[PATCH 00/14] DPLL framework redesign
 2025-05-20  8:05 UTC  (6+ messages)
` [PATCH 06/14] drm/i915/dpll: Rename intel_shared_dpll

[PATCH 00/12] drm/i915/flipq: Rough flip queue implementation
 2025-05-20  7:11 UTC  (4+ messages)
` [PATCH 10/12] drm/i915/flipq: Implement Wa_16018781658 for LNL-A0

[PATCH 07/12] drm/i915/flipq: Provide the nuts and bolts code for flip queue
 2025-05-20  7:06 UTC  (3+ messages)
` [PATCH v2 "

[PATCH 08/12] drm/i915/flipq: Implement flipq queue based commit path
 2025-05-20  6:53 UTC  (3+ messages)
` [PATCH v2 "

[RFC 0/3] CCS save restore for IGPU
 2025-05-20  4:10 UTC  (4+ messages)
` [RFC 3/3] drm/xe/vf: Register CCS read/write contexts with Guc

[PATCH v2 0/7] drm/xe/vf: Post-migration recovery of queues and jobs
 2025-05-19 23:07 UTC  (4+ messages)
` [PATCH v2 3/7] drm/xe/vf: Pause submissions during RESFIX fixups


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox