messages from 2025-11-27 09:40:10 to 2025-11-28 21:01:17 UTC [more...]
[PATCH 0/6] dma-fence: Remove return code of dma_fence_signal() et al
2025-11-28 20:01 UTC (20+ messages)
` [PATCH 1/6] dma-buf/dma-fence: Add dma_fence_test_signaled_flag()
` [PATCH 2/6] amd/amdkfd: Ignore return code of dma_fence_signal()
` [PATCH 3/6] drm/gpu/xe: Ignore dma_fenc_signal() return code
REGRESSION on linux-next (next-20251125)
2025-11-27 12:46 UTC (5+ messages)
[RFC PATCH] drm/xe/bo: Honor madvise(2) advices
2025-11-28 21:01 UTC (4+ messages)
` ✓ CI.KUnit: success for "
[PATCH v1 0/2] drm/xe:Mutual exclusivity between CCS-mode and PF
2025-11-28 19:54 UTC (6+ messages)
` [PATCH v1 1/2] drm/xe: Fix Prevent VFs from exposing the CCS mode sysfs file
` [PATCH v1 2/2] drm/xe: Mutual exclusivity between CCS-mode and PF
` ✓ CI.KUnit: success for drm/xe:Mutual "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH V5] drm/xe/: Mutual Exclusivity b/w Multi CCS Mode & SRIOV VF Provisioning
2025-11-28 17:16 UTC (14+ messages)
` ✓ CI.KUnit: success for drm/xe/: Mutual Exclusivity b/w Multi CCS Mode & SRIOV VF Provisioning (rev8)
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
` [V9 PATCH] drm/xe: Mutual exclusivity between CCS-mode and PF
` [PATCH v1 0/2] "
` [PATCH v1 1/2] drm/xe: Fix Prevent VFs from exposing the CCS mode sysfs file
` [PATCH v1 2/2] drm/xe: Mutual exclusivity between CCS-mode and PF
` [PATCH v1 0/2] drm/xe:Mutual "
` ✓ CI.KUnit: success for drm/xe/: Mutual Exclusivity b/w Multi CCS Mode & SRIOV VF Provisioning (rev9)
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH 0/4] Rust GPUVM support
2025-11-28 17:03 UTC (13+ messages)
` [PATCH 1/4] drm/gpuvm: take GEM lock inside drm_gpuvm_bo_obtain_prealloc()
` [PATCH 2/4] drm/gpuvm: drm_gpuvm_bo_obtain() requires lock and staged mode
` [PATCH 3/4] drm/gpuvm: use const for drm_gpuva_op_* ptrs
` [PATCH 4/4] rust: drm: add GPUVM immediate mode abstraction
` ✗ CI.checkpatch: warning for Rust GPUVM support
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH v7 0/4] VF double migration
2025-11-28 16:50 UTC (10+ messages)
` [PATCH v7 1/4] drm/xe/vf: Enable VF migration only on supported GuC versions
` [PATCH v7 2/4] drm/xe/vf: Introduce RESFIX start marker support
` [PATCH v7 3/4] drm/xe/vf: Requeue recovery on GuC MIGRATION error during VF post-migration
` [PATCH v7 4/4] drm/xe/vf: Add debugfs entries to test VF double migration
` ✗ CI.checkpatch: warning for VF double migration (rev7)
` ✓ CI.KUnit: success "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH v8] drm/xe/uc: Add stop on hardware initialization error
2025-11-28 15:01 UTC
[PATCH 0/4] Selective Fetch and async flip
2025-11-28 14:40 UTC (7+ messages)
` [PATCH 2/4] drm/i915/psr: Perform vblank evasion on async flip as well for PSR
[PATCH v4 0/3] drm/i915/display: Enable system cache support for FBC
2025-11-28 14:08 UTC (18+ messages)
` [PATCH v4 1/3] drm/i915/display: Use a sub-struct for fbc operations in intel_display
` [PATCH v4 2/3] drm/i915/xe3p_lpd: Enable display use of system cache for FBC
` [PATCH v5 "
` [PATCH v4 3/3] drm/i915/fbc: Apply Wa_14025769978
` ✗ CI.checkpatch: warning for drm/i915/display: Enable system cache support for FBC (rev2)
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✗ Xe.CI.BAT: failure "
` ✗ Xe.CI.Full: "
` ✗ CI.checkpatch: warning for drm/i915/display: Enable system cache support for FBC (rev4)
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH v9 00/17] Enable/Disable DC balance along with VRR DSB
2025-11-28 13:35 UTC (21+ messages)
` [PATCH v9 01/17] drm/i915/display: Add source param for dc balance
` [PATCH v9 04/17] drm/i915/vrr: Add functions to read out vmin/vmax stuff
` [PATCH v9 07/17] drm/i915/vrr: Add compute config for DC Balance params
` [PATCH v9 08/17] drm/i915/vrr: Add function to reset DC balance accumulated params
` [PATCH v9 09/17] drm/i915/display: Add DC Balance flip count operations
` [PATCH v9 10/17] drm/i915/vrr: Write DC balance params to hw registers
` [PATCH v9 13/17] drm/i915/display: Wait for VRR PUSH status update
` [PATCH v9 16/17] drm/i915/display: Add function to configure event for dc balance
` ✓ Xe.CI.BAT: success for Enable/Disable DC balance along with VRR DSB
` ✓ Xe.CI.Full: "
[RESEND 0/4] drm/{i915,xe}/dsb: refactor DSB buffer allocation
2025-11-28 9:36 UTC (4+ messages)
` [RESEND 1/4] drm/{i915, xe}/dsb: make {intel, xe}_dsb_buffer.c independent of display
[PATCH 0/2] drm/i915/hdcp: call HDCP GSC hook via parent interface
2025-11-28 9:27 UTC (6+ messages)
` [PATCH 1/2] drm/i915/hdcp: move i915 specific HDCP GSC implementation to i915
` [PATCH 2/2] drm/{i915, xe}/hdcp: use parent interface for HDCP GSC calls
[PATCH v1] drm/xe/cri: Enable I2C controller
2025-11-28 8:52 UTC (2+ messages)
` ✓ CI.KUnit: success for "
[PATCH v1] drm/xe/gt: Use scope-based forcewake
2025-11-28 8:29 UTC (2+ messages)
` ✓ CI.KUnit: success for "
[PATCH] drm/i915/display: Check number of scalers for casf
2025-11-28 8:25 UTC (5+ messages)
` [PATCH v2] drm/i915/crtc: Expose sharpness only if num_scalers is >= 2
` ✗ Xe.CI.Full: failure for drm/i915/display: Check number of scalers for casf (rev2)
REGRESSION on drm-tip
2025-11-28 7:46 UTC (5+ messages)
[PULL] drm-xe-fixes
2025-11-28 0:24 UTC
[PATCH 00/50] drm/i915/dp: Clean up link BW/DSC slice config computation
2025-11-27 23:11 UTC (56+ messages)
` [PATCH 01/50] drm/dp: Parse all DSC slice count caps for eDP 1.5
` [PATCH 02/50] drm/dp: Add drm_dp_dsc_sink_slice_count_mask()
` [PATCH 03/50] drm/i915/dp: Fix DSC sink's slice count capability check
` [PATCH 04/50] drm/i915/dp: Return a fixed point BPP value from intel_dp_output_bpp()
` [PATCH 05/50] drm/i915/dp: Use a mode's crtc_clock vs. clock during state computation
` [PATCH 06/50] drm/i915/dp: Factor out intel_dp_link_bw_overhead()
` [PATCH 07/50] drm/i915/dp: Fix BW check in is_bw_sufficient_for_dsc_config()
` [PATCH 08/50] drm/i915/dp: Use the effective data rate for DP BW calculation
` [PATCH 09/50] drm/i915/dp: Use the effective data rate for DP compressed "
` [PATCH 10/50] drm/i915/dp: Account with MST, SSC BW overhead for uncompressed DP-MST stream BW
` [PATCH 11/50] drm/i915/dp: Account with DSC BW overhead for compressed DP-SST "
` [PATCH 12/50] drm/i915/dp: Account with pipe joiner max compressed BPP limit for DP-MST and eDP
` [PATCH 13/50] drm/i915/dp: Drop unused timeslots param from dsc_compute_link_config()
` [PATCH 14/50] drm/i915/dp: Factor out align_max_sink_dsc_input_bpp()
` [PATCH 15/50] drm/i915/dp: Factor out align_max_vesa_compressed_bpp_x16()
` [PATCH 16/50] drm/i915/dp: Fail state computation for invalid min/max link BPP values
` [PATCH 17/50] drm/i915/dp: Fail state computation for invalid max throughput BPP value
` [PATCH 18/50] drm/i915/dp: Fail state computation for invalid max sink compressed "
` [PATCH 19/50] drm/i915/dp: Fail state computation for invalid DSC source input BPP values
` [PATCH 20/50] drm/i915/dp: Align min/max DSC input BPPs to sink caps
` [PATCH 21/50] drm/i915/dp: Align min/max compressed BPPs when calculating BPP limits
` [PATCH 22/50] drm/i915/dp: Drop intel_dp parameter from intel_dp_compute_config_link_bpp_limits()
` [PATCH 23/50] drm/i915/dp: Pass intel_output_format to intel_dp_dsc_sink_{min_max}_compressed_bpp()
` [PATCH 24/50] drm/i915/dp: Pass mode clock to dsc_throughput_quirk_max_bpp_x16()
` [PATCH 25/50] drm/i915/dp: Factor out compute_min_compressed_bpp_x16()
` [PATCH 26/50] drm/i915/dp: Factor out compute_max_compressed_bpp_x16()
` [PATCH 27/50] drm/i915/dp: Add intel_dp_mode_valid_with_dsc()
` [PATCH 28/50] drm/i915/dp: Unify detect and compute time DSC mode BW validation
` [PATCH 29/50] drm/i915/dp: Use helpers to align min/max compressed BPPs
` [PATCH 30/50] drm/i915/dp: Simplify computing DSC BPPs for eDP
` [PATCH 31/50] drm/i915/dp: Simplify computing DSC BPPs for DP-SST
` [PATCH 32/50] drm/i915/dp: Simplify computing forced DSC BPP "
` [PATCH 33/50] drm/i915/dp: Unify computing compressed BPP for DP-SST and eDP
` [PATCH 34/50] drm/i915/dp: Simplify eDP vs. DP compressed BPP computation
` [PATCH 35/50] drm/i915/dp: Simplify computing the DSC compressed BPP for DP-MST
` [PATCH 36/50] drm/i915/dsc: Track the detaild DSC slice configuration
` [PATCH 37/50] drm/i915/dsc: Track the DSC stream count in the DSC slice config state
` [PATCH 38/50] drm/i915/dsi: Move initialization of DSI DSC streams-per-pipe to fill_dsc()
` [PATCH 39/50] drm/i915/dsi: Track the detailed DSC slice configuration
` [PATCH 40/50] drm/i915/dp: "
` [PATCH 41/50] drm/i915/dsc: Switch to using intel_dsc_line_slice_count()
` [PATCH 42/50] drm/i915/dp: Factor out intel_dp_dsc_min_slice_count()
` [PATCH 43/50] drm/i915/dp: Use int for DSC slice count variables
` [PATCH 44/50] drm/i915/dp: Rename test_slice_count to slices_per_line
` [PATCH 45/50] drm/i915/dp: Simplify the DSC slice config loop's slices-per-pipe iteration
` [PATCH 46/50] drm/i915/dsc: Add intel_dsc_get_slice_config()
` [PATCH 47/50] drm/i915/dsi: Use intel_dsc_get_slice_config()
` [PATCH 48/50] drm/i915/dp: Unify DP and eDP slice count computation
` [PATCH 49/50] drm/i915/dp: Add intel_dp_dsc_get_slice_config()
` [PATCH 50/50] drm/i915/dp: Use intel_dp_dsc_get_slice_config()
` ✗ CI.checkpatch: warning for drm/i915/dp: Clean up link BW/DSC slice config computation
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "
[PATCH v8 0/6] drm/xe/guc: Add LFD format output for guc log
2025-11-27 22:18 UTC (11+ messages)
` [PATCH v8 1/6] drm/xe/guc: Add log init config abi definitions
` [PATCH v8 2/6] drm/xe/guc: Add LFD related "
` [PATCH v8 3/6] drm/xe/guc: Add GuC log init config in LFD format
` [PATCH v8 4/6] drm/xe/guc: Add GuC log event buffer output "
` [PATCH v8 5/6] drm/xe/guc: Only add GuC crash dump if available
` [PATCH v8 6/6] drm/xe/guc: Add new debugfs entry for lfd format output
` ✗ CI.checkpatch: warning for drm/xe/guc: Add LFD format output for guc log (rev8)
` ✓ CI.KUnit: success "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH] drm/i915/dp: Add byte-by-byte fallback for broken USB-C adapters
2025-11-27 21:40 UTC (2+ messages)
[PATCH] drm/xe: Use IS_ENABLED() for config checks instead of defined()
2025-11-27 20:17 UTC (4+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[V7 PATCH] drm/xe/xe_gt_ccs_mode:Mutual Exclusivity b/w Multi CCS Mode & SRIOV VF Provisioning
2025-11-27 17:02 UTC (3+ messages)
` [V8 PATCH] drm/xe: Mutual exclusivity between CCS-mode and PF
[PATCH v6 0/3] VF double migration
2025-11-27 16:51 UTC (7+ messages)
` [PATCH v6 1/3] drm/xe/vf: Enable VF migration only on supported GuC versions
` [PATCH v6 2/3] drm/xe/vf: Introduce RESFIX start marker support
` [PATCH v6 3/3] drm/xe/vf: Add debugfs entries to test VF double migration
[PATCH] drm/xe/pf: Add tracepoints for VF migration state and data transfer
2025-11-27 14:39 UTC (5+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH] MAINTAINERS: Remove myself from xe maintainers
2025-11-27 14:32 UTC (2+ messages)
[Core-for-CI] Revert "power: always freeze efivarfs"
2025-11-27 13:38 UTC (5+ messages)
` ✗ CI.checkpatch: warning for "
` ✓ CI.KUnit: success "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH v7 0/4] vfio/xe: Add driver variant for Xe VF migration
2025-11-27 12:18 UTC (6+ messages)
` [PATCH v7 4/4] vfio/xe: Add device specific vfio_pci driver variant for Intel graphics
` ✗ CI.checkpatch: warning for vfio/xe: Add driver variant for Xe VF migration (rev7)
` ✓ CI.KUnit: success "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "
[PATCH] drm/xe/: Mutual Exclusivity b/w Multi CCS Mode & SRIOV VF Provisioning
2025-11-27 11:38 UTC (2+ messages)
` [V8 PATCH] drm/xe: Mutual exclusivity between CCS-mode and PF
[PATCH v3 0/4] PF: Add support for MERT
2025-11-27 11:29 UTC (4+ messages)
` [PATCH v3 4/4] drm/xe/pf: Handle MERT catastrophic errors
[drm-xe:drm-xe-fixes] BUILD SUCCESS 7276878b069c57d9a9cca5db01d2f7a427b73456
2025-11-27 10:29 UTC
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox