Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2026-05-14 21:11:27 to 2026-05-15 01:10:25 UTC [more...]

[PATCH v6 0/6] Add get-error-counter and clear-error-counter support for CRI
 2026-05-15  1:10 UTC  (2+ messages)
` ✗ Xe.CI.FULL: failure for Add get-error-counter and clear-error-counter support for CRI (rev5)

[PATCH v3 0/7] Fix MCR inconsistencies in RTP tables
 2026-05-14 23:55 UTC  (10+ messages)
` [PATCH v3 1/7] drm/xe: Define CACHE_MODE_1 as MCR register
` [PATCH v3 2/7] drm/xe: Define and use MCR version of COMMON_SLICE_CHICKEN1
` [PATCH v3 3/7] drm/xe: Define and use MCR version of COMMON_SLICE_CHICKEN4
` [PATCH v3 4/7] drm/xe: Extract xe_hw_engine_setup_reg_lrc()
` [PATCH v3 5/7] drm/xe/kunit: Use KUNIT_EXPECT_EQ() in xe_wa_gt()
` [PATCH v3 6/7] drm/xe/mcr: Extract reg_in_steering_type_ranges()
` [PATCH v3 7/7] drm/xe/reg_sr: Do sanity check for MCR vs non-MCR
` ✓ CI.KUnit: success for Fix MCR inconsistencies in RTP tables (rev3)
` ✓ Xe.CI.BAT: "

[PATCH v1 0/3] DRM RAS Fixes
 2026-05-14 23:04 UTC  (3+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "

[PATCH] drm/xe/oa: Fix exec_queue leak on width check in stream open
 2026-05-14 22:05 UTC  (3+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "

[PATCH] drm/xe/guc: Use xe_device_is_l2_flush_optimized()
 2026-05-14 21:35 UTC  (2+ messages)
` ✗ Xe.CI.FULL: failure for "


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox