Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Koby Elbaz <kelbaz@habana.ai>
Cc: intel-xe@lists.freedesktop.org
Subject: Re: [Intel-xe] [PATCH v2 2/2] drm/xe: rename bypass_mtcfg to skip_mtcfg
Date: Mon, 13 Nov 2023 08:54:09 -0500	[thread overview]
Message-ID: <ZVIqgV/YIosWwQFg@intel.com> (raw)
In-Reply-To: <20231022155727.717251-2-kelbaz@habana.ai>

On Sun, Oct 22, 2023 at 06:57:27PM +0300, Koby Elbaz wrote:
> Per device, set this flag to access the MTCFG register or to skip it.
> This is done to standardise Xe driver naming if an access to any HW
> should be avoided.
> 
> Signed-off-by: Koby Elbaz <kelbaz@habana.ai>

Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>

> ---
> Changes in v2:
> - Updated the flag 'bypass_mtcfg' to 'skip_mtcfg'
> 
>  drivers/gpu/drm/xe/xe_device_types.h | 4 ++--
>  drivers/gpu/drm/xe/xe_mmio.c         | 2 +-
>  drivers/gpu/drm/xe/xe_pci.c          | 4 ++--
>  3 files changed, 5 insertions(+), 5 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/xe_device_types.h b/drivers/gpu/drm/xe/xe_device_types.h
> index 29199671d9e8..834e4cffb27c 100644
> --- a/drivers/gpu/drm/xe/xe_device_types.h
> +++ b/drivers/gpu/drm/xe/xe_device_types.h
> @@ -255,8 +255,8 @@ struct xe_device {
>  		u8 has_range_tlb_invalidation:1;
>  		/** @enable_display: display enabled */
>  		u8 enable_display:1;
> -		/** @bypass_mtcfg: Bypass Multi-Tile configuration from MTCFG register */
> -		u8 bypass_mtcfg:1;
> +		/** @skip_mtcfg: skip Multi-Tile configuration from MTCFG register */
> +		u8 skip_mtcfg:1;
>  		/** @skip_pcode: skip access to PCODE uC */
>  		u8 skip_pcode:1;
>  		/** @supports_mmio_ext: supports MMIO extension/s */
> diff --git a/drivers/gpu/drm/xe/xe_mmio.c b/drivers/gpu/drm/xe/xe_mmio.c
> index 0da4f75c07bf..d556a213a8a9 100644
> --- a/drivers/gpu/drm/xe/xe_mmio.c
> +++ b/drivers/gpu/drm/xe/xe_mmio.c
> @@ -329,7 +329,7 @@ static void xe_mmio_probe_tiles(struct xe_device *xe)
>  	if (tile_count == 1)
>  		goto add_mmio_ext;
>  
> -	if (!xe->info.bypass_mtcfg) {
> +	if (!xe->info.skip_mtcfg) {
>  		mtcfg = xe_mmio_read64_2x32(gt, XEHP_MTCFG_ADDR);
>  		tile_count = REG_FIELD_GET(TILE_COUNT, mtcfg) + 1;
>  		if (tile_count < xe->info.tile_count) {
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index 05b0aa9f2ab7..7d352b501d5c 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -60,7 +60,7 @@ struct xe_device_desc {
>  	u8 has_heci_gscfi:1;
>  
>  	u8 has_llc:1;
> -	u8 bypass_mtcfg:1;
> +	u8 skip_mtcfg:1;
>  	u8 skip_pcode:1;
>  	u8 supports_mmio_ext:1;
>  };
> @@ -578,7 +578,7 @@ static int xe_info_init(struct xe_device *xe,
>  	xe->info.graphics_name = graphics_desc->name;
>  	xe->info.media_name = media_desc ? media_desc->name : "none";
>  	xe->info.has_llc = desc->has_llc;
> -	xe->info.bypass_mtcfg = desc->bypass_mtcfg;
> +	xe->info.skip_mtcfg = desc->skip_mtcfg;
>  	xe->info.skip_pcode = desc->skip_pcode;
>  	xe->info.supports_mmio_ext = desc->supports_mmio_ext;
>  	xe->info.tile_mmio_ext_size = graphics_desc->tile_mmio_ext_size;
> -- 
> 2.34.1
> 

  reply	other threads:[~2023-11-13 13:54 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-10-22 15:57 [Intel-xe] [PATCH v2 1/2] drm/xe: add skip_pcode flag Koby Elbaz
2023-10-22 15:57 ` [Intel-xe] [PATCH v2 2/2] drm/xe: rename bypass_mtcfg to skip_mtcfg Koby Elbaz
2023-11-13 13:54   ` Rodrigo Vivi [this message]
2023-10-24  7:00 ` [Intel-xe] ✗ CI.Patch_applied: failure for series starting with [v2,1/2] drm/xe: add skip_pcode flag Patchwork
2023-10-24 10:40 ` [Intel-xe] [PATCH v2 1/2] " Jani Nikula
2023-10-24 16:55   ` Koby Elbaz
2023-10-24 17:15   ` Lucas De Marchi
2023-11-13 13:53     ` Rodrigo Vivi
2023-11-14 18:58 ` [Intel-xe] ✓ CI.Patch_applied: success for series starting with [v2,1/2] drm/xe: add skip_pcode flag (rev2) Patchwork
2023-11-14 18:58 ` [Intel-xe] ✓ CI.checkpatch: " Patchwork
2023-11-14 18:59 ` [Intel-xe] ✓ CI.KUnit: " Patchwork
2023-11-14 19:07 ` [Intel-xe] ✓ CI.Build: " Patchwork
2023-11-14 19:07 ` [Intel-xe] ✓ CI.Hooks: " Patchwork
2023-11-14 19:08 ` [Intel-xe] ✓ CI.checksparse: " Patchwork
2023-11-14 19:44 ` [Intel-xe] ✗ CI.BAT: failure " Patchwork
2023-11-20 16:08 ` [Intel-xe] ✗ CI.Patch_applied: failure for series starting with [v2,1/2] drm/xe: add skip_pcode flag (rev3) Patchwork
2023-11-21 22:06 ` [Intel-xe] ✓ CI.Patch_applied: success for series starting with [v2,1/2] drm/xe: add skip_pcode flag (rev4) Patchwork
2023-11-21 22:06 ` [Intel-xe] ✓ CI.checkpatch: " Patchwork
2023-11-21 22:08 ` [Intel-xe] ✓ CI.KUnit: " Patchwork
2023-11-21 22:15 ` [Intel-xe] ✓ CI.Build: " Patchwork
2023-11-21 22:15 ` [Intel-xe] ✓ CI.Hooks: " Patchwork
2023-11-21 22:17 ` [Intel-xe] ✓ CI.checksparse: " Patchwork
2023-11-21 22:46 ` [Intel-xe] ✗ CI.BAT: failure " Patchwork
2023-11-27 17:43 ` [Intel-xe] ✗ CI.Patch_applied: failure for series starting with [v2,1/2] drm/xe: add skip_pcode flag (rev5) Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZVIqgV/YIosWwQFg@intel.com \
    --to=rodrigo.vivi@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=kelbaz@habana.ai \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox