Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: <John.C.Harrison@intel.com>
Cc: <Intel-Xe@lists.freedesktop.org>
Subject: Re: [PATCH v2 1/2] drm/xe: Make read_perf_limit_reasons globally accessible
Date: Tue, 13 Feb 2024 10:22:34 -0500	[thread overview]
Message-ID: <ZcuJOkUkZnss9ttl@intel.com> (raw)
In-Reply-To: <20240213003426.3943662-2-John.C.Harrison@Intel.com>

On Mon, Feb 12, 2024 at 04:34:25PM -0800, John.C.Harrison@Intel.com wrote:
> From: John Harrison <John.C.Harrison@Intel.com>
> 
> Other driver code beyond the sysfs interface wants to know about
> throttling. So move the query function out of sysfs.
> 
> Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
> ---
>  drivers/gpu/drm/xe/xe_gt_freq.c           | 15 +++++++++++
>  drivers/gpu/drm/xe/xe_gt_freq.h           |  4 +++
>  drivers/gpu/drm/xe/xe_gt_throttle_sysfs.c | 31 ++++++++---------------
>  3 files changed, 29 insertions(+), 21 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/xe_gt_freq.c b/drivers/gpu/drm/xe/xe_gt_freq.c
> index e5b0f4ecdbe8..51645a24009e 100644
> --- a/drivers/gpu/drm/xe/xe_gt_freq.c
> +++ b/drivers/gpu/drm/xe/xe_gt_freq.c
> @@ -11,7 +11,10 @@
>  #include <drm/drm_managed.h>
>  #include <drm/drm_print.h>
>  
> +#include "regs/xe_gt_regs.h"
>  #include "xe_device_types.h"
> +#include "xe_mmio.h"
> +#include "xe_gt.h"
>  #include "xe_gt_sysfs.h"
>  #include "xe_gt_throttle_sysfs.h"
>  #include "xe_guc_pc.h"
> @@ -220,3 +223,15 @@ void xe_gt_freq_init(struct xe_gt *gt)
>  
>  	xe_gt_throttle_sysfs_init(gt);
>  }
> +
> +u32 xe_read_perf_limit_reasons(struct xe_gt *gt)
> +{
> +	u32 reg;
> +
> +	if (xe_gt_is_media_type(gt))
> +		reg = xe_mmio_read32(gt, MTL_MEDIA_PERF_LIMIT_REASONS);
> +	else
> +		reg = xe_mmio_read32(gt, GT0_PERF_LIMIT_REASONS);
> +
> +	return reg;
> +}
> diff --git a/drivers/gpu/drm/xe/xe_gt_freq.h b/drivers/gpu/drm/xe/xe_gt_freq.h
> index f3fe3c90491a..89be518b4967 100644
> --- a/drivers/gpu/drm/xe/xe_gt_freq.h
> +++ b/drivers/gpu/drm/xe/xe_gt_freq.h
> @@ -6,8 +6,12 @@
>  #ifndef _XE_GT_FREQ_H_
>  #define _XE_GT_FREQ_H_
>  
> +#include <linux/types.h>
> +
>  struct xe_gt;
>  
>  void xe_gt_freq_init(struct xe_gt *gt);
>  
> +u32 xe_read_perf_limit_reasons(struct xe_gt *gt);

this component is xe_gt_freq, not xe_ nor xe_read or xe_read_perf.
Please use the right namespace prefixes.

But besides the namespace, I don't believe that these limits
belong to xe_gt_freq anyway... why are you taking that from the
throttle reasons and moving here?

What about removing the 'sysfs' name from the xe_gt_throttle
component and making that to export a function
xe_gt_throttle_get_limit_reasons(struct xe_gt *gt)
?

Thanks,
Rodrigo.

> +
>  #endif
> diff --git a/drivers/gpu/drm/xe/xe_gt_throttle_sysfs.c b/drivers/gpu/drm/xe/xe_gt_throttle_sysfs.c
> index 63d640591a52..89d9f89962ad 100644
> --- a/drivers/gpu/drm/xe/xe_gt_throttle_sysfs.c
> +++ b/drivers/gpu/drm/xe/xe_gt_throttle_sysfs.c
> @@ -8,6 +8,7 @@
>  #include <regs/xe_gt_regs.h>
>  #include "xe_device.h"
>  #include "xe_gt.h"
> +#include "xe_gt_freq.h"
>  #include "xe_gt_sysfs.h"
>  #include "xe_gt_throttle_sysfs.h"
>  #include "xe_mmio.h"
> @@ -34,77 +35,65 @@ dev_to_gt(struct device *dev)
>  	return kobj_to_gt(dev->kobj.parent);
>  }
>  
> -static u32 read_perf_limit_reasons(struct xe_gt *gt)
> -{
> -	u32 reg;
> -
> -	if (xe_gt_is_media_type(gt))
> -		reg = xe_mmio_read32(gt, MTL_MEDIA_PERF_LIMIT_REASONS);
> -	else
> -		reg = xe_mmio_read32(gt, GT0_PERF_LIMIT_REASONS);
> -
> -	return reg;
> -}
> -
>  static u32 read_status(struct xe_gt *gt)
>  {
> -	u32 status = read_perf_limit_reasons(gt) & GT0_PERF_LIMIT_REASONS_MASK;
> +	u32 status = xe_read_perf_limit_reasons(gt) & GT0_PERF_LIMIT_REASONS_MASK;
>  
>  	return status;
>  }
>  
>  static u32 read_reason_pl1(struct xe_gt *gt)
>  {
> -	u32 pl1 = read_perf_limit_reasons(gt) & POWER_LIMIT_1_MASK;
> +	u32 pl1 = xe_read_perf_limit_reasons(gt) & POWER_LIMIT_1_MASK;
>  
>  	return pl1;
>  }
>  
>  static u32 read_reason_pl2(struct xe_gt *gt)
>  {
> -	u32 pl2 = read_perf_limit_reasons(gt) & POWER_LIMIT_2_MASK;
> +	u32 pl2 = xe_read_perf_limit_reasons(gt) & POWER_LIMIT_2_MASK;
>  
>  	return pl2;
>  }
>  
>  static u32 read_reason_pl4(struct xe_gt *gt)
>  {
> -	u32 pl4 = read_perf_limit_reasons(gt) & POWER_LIMIT_4_MASK;
> +	u32 pl4 = xe_read_perf_limit_reasons(gt) & POWER_LIMIT_4_MASK;
>  
>  	return pl4;
>  }
>  
>  static u32 read_reason_thermal(struct xe_gt *gt)
>  {
> -	u32 thermal = read_perf_limit_reasons(gt) & THERMAL_LIMIT_MASK;
> +	u32 thermal = xe_read_perf_limit_reasons(gt) & THERMAL_LIMIT_MASK;
>  
>  	return thermal;
>  }
>  
>  static u32 read_reason_prochot(struct xe_gt *gt)
>  {
> -	u32 prochot = read_perf_limit_reasons(gt) & PROCHOT_MASK;
> +	u32 prochot = xe_read_perf_limit_reasons(gt) & PROCHOT_MASK;
>  
>  	return prochot;
>  }
>  
>  static u32 read_reason_ratl(struct xe_gt *gt)
>  {
> -	u32 ratl = read_perf_limit_reasons(gt) & RATL_MASK;
> +	u32 ratl = xe_read_perf_limit_reasons(gt) & RATL_MASK;
>  
>  	return ratl;
>  }
>  
>  static u32 read_reason_vr_thermalert(struct xe_gt *gt)
>  {
> -	u32 thermalert = read_perf_limit_reasons(gt) & VR_THERMALERT_MASK;
> +	u32 thermalert = xe_read_perf_limit_reasons(gt) & VR_THERMALERT_MASK;
>  
>  	return thermalert;
>  }
>  
>  static u32 read_reason_vr_tdc(struct xe_gt *gt)
>  {
> -	u32 tdc = read_perf_limit_reasons(gt) & VR_TDC_MASK;
> +	u32 tdc = xe_read_perf_limit_reasons(gt) & VR_TDC_MASK;
>  
>  	return tdc;
>  }
> -- 
> 2.43.0
> 

  reply	other threads:[~2024-02-13 15:22 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-02-13  0:34 [PATCH v2 0/2] Support/debug for slow GuC loads John.C.Harrison
2024-02-13  0:34 ` [PATCH v2 1/2] drm/xe: Make read_perf_limit_reasons globally accessible John.C.Harrison
2024-02-13 15:22   ` Rodrigo Vivi [this message]
2024-02-14  2:12     ` John Harrison
2024-02-14 13:54       ` Rodrigo Vivi
2024-02-14 20:21         ` John Harrison
2024-02-15 13:43           ` Rodrigo Vivi
2024-02-16 17:48             ` John Harrison
2024-02-13  0:34 ` [PATCH v2 2/2] drm/xe/guc: Port over the slow GuC loading support from i915 John.C.Harrison
2024-02-13  5:17   ` Nilawar, Badal
2024-02-14  2:14     ` John Harrison
2024-02-14  5:39       ` Nilawar, Badal
2024-02-14 19:13         ` John Harrison
2024-02-13  1:20 ` ✓ CI.Patch_applied: success for Support/debug for slow GuC loads (rev2) Patchwork
2024-02-13  1:21 ` ✓ CI.checkpatch: " Patchwork
2024-02-13  1:22 ` ✓ CI.KUnit: " Patchwork
2024-02-13  1:32 ` ✓ CI.Build: " Patchwork
2024-02-13  1:33 ` ✓ CI.Hooks: " Patchwork
2024-02-13  1:34 ` ✓ CI.checksparse: " Patchwork
2024-02-13  2:10 ` ✓ CI.BAT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZcuJOkUkZnss9ttl@intel.com \
    --to=rodrigo.vivi@intel.com \
    --cc=Intel-Xe@lists.freedesktop.org \
    --cc=John.C.Harrison@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox