From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Cc: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org,
jouni.hogander@intel.com, animesh.manna@intel.com
Subject: Re: [PATCH 01/11] drm/i915/psr: Add helper to get Async Video timing support in PR active
Date: Fri, 22 May 2026 17:06:23 +0300 [thread overview]
Message-ID: <ahBi34ck_mjXDrAs@intel.com> (raw)
In-Reply-To: <20260518035502.2909359-2-ankit.k.nautiyal@intel.com>
On Mon, May 18, 2026 at 09:24:51AM +0530, Ankit Nautiyal wrote:
> Introduce a helper to check if Panel Replay has Async Video Timing support
> during PR Active state.
>
> v2: Confirm that Panel Replay is supported before checking for
> Async Video Timing Support during PR active. (Ville)
>
> Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_psr.c | 11 +++++++++++
> drivers/gpu/drm/i915/display/intel_psr.h | 1 +
> 2 files changed, 12 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index 892d209dce1b..431468103f51 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -4655,3 +4655,14 @@ bool intel_psr_use_trans_push(const struct intel_crtc_state *crtc_state)
>
> return HAS_PSR_TRANS_PUSH_FRAME_CHANGE(display) && crtc_state->has_psr;
> }
> +
> +bool intel_psr_pr_async_video_timing_supported(struct intel_dp *intel_dp)
> +{
> + struct intel_connector *connector = intel_dp->attached_connector;
> + u8 *dpcd = connector->dp.panel_replay_caps.dpcd;
> + u8 pr_support = dpcd[INTEL_PR_DPCD_INDEX(DP_PANEL_REPLAY_CAP_SUPPORT)];
> + u8 pr_cap = dpcd[INTEL_PR_DPCD_INDEX(DP_PANEL_REPLAY_CAP_CAPABILITY)];
> +
> + return (pr_support & DP_PANEL_REPLAY_SUPPORT) &&
> + !(pr_cap & DP_PANEL_REPLAY_ASYNC_VIDEO_TIMING_NOT_SUPPORTED_IN_PR);
> +}
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.h b/drivers/gpu/drm/i915/display/intel_psr.h
> index 394b641840b3..29723e63888f 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.h
> +++ b/drivers/gpu/drm/i915/display/intel_psr.h
> @@ -86,5 +86,6 @@ void intel_psr_compute_config_late(struct intel_dp *intel_dp,
> struct intel_crtc_state *crtc_state);
> int intel_psr_min_guardband(struct intel_crtc_state *crtc_state);
> bool intel_psr_use_trans_push(const struct intel_crtc_state *crtc_state);
> +bool intel_psr_pr_async_video_timing_supported(struct intel_dp *intel_dp);
>
> #endif /* __INTEL_PSR_H__ */
> --
> 2.45.2
--
Ville Syrjälä
Intel
next prev parent reply other threads:[~2026-05-22 14:06 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-18 3:54 [PATCH 00/11] Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM Ankit Nautiyal
2026-05-18 3:54 ` [PATCH 01/11] drm/i915/psr: Add helper to get Async Video timing support in PR active Ankit Nautiyal
2026-05-22 14:06 ` Ville Syrjälä [this message]
2026-05-18 3:54 ` [PATCH 02/11] drm/i915/dp: Add member to intel_dp to store AS SDP v2 support Ankit Nautiyal
2026-05-22 14:08 ` Ville Syrjälä
2026-05-18 3:54 ` [PATCH 03/11] drm/i915/dp: Allow AS SDP only if v2 is supported Ankit Nautiyal
2026-05-22 14:10 ` Ville Syrjälä
2026-05-18 3:54 ` [PATCH 04/11] drm/i915/psr: Write the PR config DPCDs in burst mode Ankit Nautiyal
2026-05-18 3:54 ` [PATCH 05/11] drm/i915/display: Add helper for AS SDP transmission time selection Ankit Nautiyal
2026-05-18 3:54 ` [PATCH 06/11] drm/i915/psr: Program Panel Replay CONFIG3 using AS SDP transmission time Ankit Nautiyal
2026-05-18 3:54 ` [PATCH 07/11] drm/i915/dp: Set relevant Downspread Ctrl DPCD bits for PR + Auxless ALPM Ankit Nautiyal
2026-05-22 15:08 ` Ville Syrjälä
2026-05-18 3:54 ` [PATCH 08/11] drm/i915/dp: Program AS SDP DB[1:0] for PR with Link off Ankit Nautiyal
2026-05-18 3:54 ` [PATCH 09/11] drm/i915/dp: Split AS SDP computation between compute_config and compute_config_late Ankit Nautiyal
2026-05-22 15:24 ` Ville Syrjälä
2026-05-23 4:27 ` Nautiyal, Ankit K
2026-05-18 3:55 ` [PATCH 10/11] drm/i915/dp: Compute and include coasting vtotal for AS SDP Ankit Nautiyal
2026-05-23 4:34 ` Nautiyal, Ankit K
2026-05-18 3:55 ` [PATCH 11/11] drm/i915/dp: Always enable AS SDP if supported by source + sink Ankit Nautiyal
2026-05-22 15:25 ` Ville Syrjälä
2026-05-23 4:29 ` Nautiyal, Ankit K
2026-05-18 4:16 ` ✓ CI.KUnit: success for Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM (rev2) Patchwork
2026-05-18 4:54 ` ✓ Xe.CI.BAT: " Patchwork
2026-05-18 6:47 ` ✗ Xe.CI.FULL: failure " Patchwork
-- strict thread matches above, loose matches on Subject: below --
2026-05-25 5:22 [PATCH 00/11] Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM Ankit Nautiyal
2026-05-25 5:22 ` [PATCH 01/11] drm/i915/psr: Add helper to get Async Video timing support in PR active Ankit Nautiyal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ahBi34ck_mjXDrAs@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=animesh.manna@intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=jouni.hogander@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox